Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property.

Slides:



Advertisements
Similar presentations
Motorola Mobility Management Suite: RF Management
Advertisements

Freescale Semiconductor Confidential and Proprietary Information. Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All.
Xiushan Feng* ASIC Verification Nvidia Corporation Automatic Verification of Dependency 1 TM Jayanta Bhadra
Regression Methodology Einat Ravid. Regression Testing - Definition  The selective retesting of a hardware system that has been modified to ensure that.
TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ,
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
SLAM: SLice And Merge – Effective Test Generation for Large Systems ICCAD’13 Review Reviewer: Chien-Yen Kuo.
DAC IP Track Submission CDC aware power reduction for Soft IPs Ritesh Agarwal (Freescale™) Amit Goldie (Atrenta) Freescale Semiconductor Confidential.
Reporter:PCLee With a significant increase in the design complexity of cores and associated communication among them, post-silicon validation.
Slide 1 Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are.
Verification Plan. This is the specification for the verification effort. It gives the what am I verifying and how am I going to do it!
Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All.
Test Execution Effort and Capacity Estimation Eduardo Aranha and Paulo Borba Informatics Center Federal University of Pernambuco Recife, PE, Brazil {ehsa,
Development and Use of Architectures in System Engineering Rosalind Lewis USC-CSSE Workshop October 2007 © 2007 The Aerospace Corporation Motivated by.
Test Execution Effort and Capacity Estimation Eduardo Aranha and Paulo Borba Informatics Center Federal University of Pernambuco Recife, PE, Brazil {ehsa,
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Unicenter NSM r11 Windows -SNMP Polling Analysis.
Optimizing Linux for Better Real-time Performance Presenter: Raj Johnson.
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
Methods for checking simulation correctness How do you know if your testcase passed or failed?
Gaurav Gupta Freescale Semiconductors Adiel Khan, Parag Goel, Amit Sharma, Varun S, Abhisek Verma Synopsys
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, the Energy Efficient Solutions logo, mobileGT, PowerQUICC, QorIQ,
Cycle Based Simulation Mehrdad Abutalebi. Outline Motivation Cycle Simulation Cycle Simulation Techniques Cycle Simulation Specifications Areas of Applicability.
Software Testing Course Shmuel Ur
Advanced Technology Center Slide 1 Requirements-Based Testing Dr. Mats P. E. Heimdahl University of Minnesota Software Engineering Center Dr. Steven P.
INTEL CONFIDENTIAL Predicting Parallel Performance Introduction to Parallel Programming – Part 10.
Measuring Test Execution Complexity Eduardo Aranha and Paulo Borba Informatics Center Federal University of Pernambuco Recife, PE, Brazil {ehsa,
1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
Probabilistic networks basis criteria of quality assurance Anton Bykau.
Presenter : Ching-Hua Huang 2013/7/15 A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation Citation : 15 Adir, A., Copty, S.
Verification Plan & Levels of Verification
Job Management Option (WLM) Scalability Tests r11 December
Business and Systems Aligned. Business Empowered. TM Federal Identity Management Handbook May 5, 2005.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
Presenter Name Title Organization Twitter Handle Insert your logo here, then delete text.
How to Publish Your Code on COIN-OR Bob Fourer Industrial Engineering & Management Sciences Northwestern University COIN Strategic Leadership Board.
Boost Verification Results by Bridging the Hw/Sw Testbench Gap by Matthew Ballance Verification Technologist Mentor Graphics.
© 2006 Synopsys, Inc. (1) CONFIDENTIAL Simulation and Formal Verification: What is the Synergy? Carl Pixley Disclaimer: These opinions are mine alone and.
Unique Methodology. Highest Coverage. Fastest Time to Market. Formal Verification in the Industry: a 2020 Vision VIGYAN SINGHAL Oski Technology.
TM Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All.
MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective.
EE694v-Verification-Lect7-1- Verification Plan & Levels of Verification The Verification Plan Yesterdays and today’s design environment Design specification.
MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective.
TM Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C- Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT,
MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective.
Introduction to Hardware Verification ECE 598 SV Prof. Shobha Vasudevan.
Freescale Semiconductor Confidential Proprietary. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or.
*All other brands and names are the property of their respective owners. Slide 1 ® UDIG Driver Test Suite Gian-Carlo Bava Barry Feild.
Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
LOGO Организация кредитования в Республике Беларусь Костенко А.К., к.э.н., доцент.
TM Freescale Confidential Proprietary Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
涉外合同中的法律适用问题 --- 以上海地区为例 Group 2 吕雅丽 王燕玉 刘彧 孙煜 韦卫玲 李天奇 LOGO.
Verification and Testing
Presenter Name Title Organization.
Pre-verified IP? Metrics and methods to determine if your IP has been pre-verified’ Moshik Rubin.
1 Topic Title First slide 2 line 3 line 4 line
DESIGN FOR VERIFICATION
Basics Semiconductors
Project Deliverables ECE 545 – Introduction to VHDL.
1 Session Title 2 line 3 line 4 line
1 Topic Title First slide 2 line 3 line 4 line
Presentation transcript:

Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Pre-Silicon to Post Silicon Hillel Miller 18/01/2006

Slide 2 Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Observations Project A re-ran post-silicon tests in simulation environment to confirm that full functional and code coverage was achieved. Project B spent 10 man years developing random tests for the ADS environment. In project C people are not prepared to listen about CDV verification when they spend all their effort in developing a direct regression suite that needs to be re-usable on ADS.

Slide 3 Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Definition Taking an existing subset of the pre-silicon (simulation) verification environment and run it within the post silicon environment. Includes Direct tests written in c/asm. Random Stimulus generation Data Checking/Post processing. Coverage. Interface generators. FPGA/Emulators.

Slide 4 Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Motivation Microcode verification SW verification Circuit Robustness Schedule requires taping out with bugs. Board Verification Synchronization bugs Corner cases

Slide 5 Freescale Semiconductor. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc Questions Could be re-use? HOW? Could be re-write? EFFORT? What are the alternatives?

Freescale Semiconductor Confidential Proprietary. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2004