PT: Its DAQ and Slow-Control Martin Bräuer, Universität Rostock, now DESY Hamburg 1.Time measurement for the PT System Chip Board State 2.The PT Slow-Control.

Slides:

Advertisements

Similar presentations

HCAL Front End Boards HCAL – Technical Meeting Status of the FE Boards Parameter Shift Register Time Schedule Test Setup Mathias Reinecke.

Advertisements

RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-

20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.

Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 Interface between Control & Monitoring and DDAQ o Introduction o Some background on DATE o Control Interface.

Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.

Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan

STATUS OF DAQ PROJECT OPERA collaboration meeting, Hamburg, 3-5 June, ’04 J.Marteau  T.T. LOW VOLTAGE POWER SUPPLIES  NETWORK, RACKS & CABLING  PT DAQ.

B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,

Status of CCC CALICE Collaboration Meeting DESY Hamburg, 21. March 2013 André Welker Lennart Adam, Bruno Bauss, Volker Büscher, Reinhold Degele, Karl Heinz.

Reports from DESY Satoru Uozumi (Staying at DESY during Nov 11 – 25) Nov-21 GLDCAL Japan-Korea meeting.

20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.

U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.

DE/dx measurement with Phobos Si-pad detectors - very first impressions (H.P Oct )

SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.

DC12 Commissioning Status GOALS: establish operating conditions, determine initial calibration parameters and measure operating characteristics for the.

1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),

Commissioning of ICAL prototype detector electronics B.Satyanarayana TIFR, Mumbai.

Prediction W. Buchmueller (DESY) arXiv:hep-ph/ (1999)

Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.

Preliminary results with the Alibava Telescope G. Casse, S. Martì, J. Rodriguez, I. Tsurin and the Alibava collaboration 1 G. Casse,20th RD50 Workshop,

Disk WP-4 “Information Technology” J. Hogenbirk/M. de Jong  Introduction (‘Antares biased’)  Design considerations  Recent developments  Summary.

C. Combaret 11/10/ 2008 Status of the DHCAL m2 software C. Combaret IPNL.

Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.

Detector Interface (DIF) Status CALICE meeting – DESYDec Mathias Reinecke.

Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.

Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.

4 th Workshop on ALICE Installation and Commissioning January 16 th & 17 th, CERN Muon Tracking (MUON_TRK, MCH, MTRK) Conclusion of the first ALICE COSMIC.

IPHC - DRS Gilles CLAUS 04/04/20061/20 EUDET JRA1 Meeting, April 2006 MAPS Test & DAQ Strasbourg OUTLINE Summary of MimoStar 2 Workshop CCMOS DAQ Status.

01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

Compton Trigger Design Update Tanja Horn Compton Working Group 6 June 2008.

AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers HCAL main meeting Hamburg, Dec. 10th, 2009.

Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.

SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.

Methods to reduce dead time and achieve higher trigger rate. Sparsification Event blocking Parallel DAQ systems SFI Sequencing.

FPD STATUS Carlos Avila Uniandes/UTA 1. FPD overview 2. Roman pot and detector status 3. FPD readout integration status 4. Software status 5. Stand-alone.

B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,

LKr readout and trigger R. Fantechi 3/2/2010. The CARE structure.

APEX DAQ rate capability April 19 th 2015 Alexandre Camsonne.

1 Tracker Software Status M. Ellis MICE Collaboration Meeting 27 th June 2005.

SBS / A1n DAQ Alexandre Camsonne 02/27/2013. APV25 Standard VME access ok : can configure board Check address assignment in VME64X crate Need to debug.

May E906 Work and Status TDC readout – One full TDC board, 4 ECL cables/modules KTEV UCLA LV PS – Thanks Dave N.! – +/- 5V, 18A each – Spade /10-12AWG.

LHC CMS Detector Upgrade Project RCT/CTP7 Readout Isobel Ojalvo, U. Wisconsin Level-1 Trigger Meeting June 4, June 2015, Isobel Ojalvo Trigger Meeting:

Event Management. EMU Graham Heyes April Overview Background Requirements Solution Status.

Siena, May A.Tonazzo –Performance of ATLAS MDT chambers /1 Performance of BIL tracking chambers for the ATLAS muon spectrometer A.Baroncelli,

Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.

Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:

Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.

Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.

IEEE Real Time 091 Data Acquisition System for Multi-channel Gas Detector Hongyu ZHANG, Kejun ZHU, Haitao ZHU Institute of High Energy Physics,

SVD FADC Status Markus Friedl (HEPHY Vienna) Wetzlar SVD-PXD Meeting, 5 February 2013.

MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.

DAQ ACQUISITION FOR THE dE/dX DETECTOR

Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011

14-BIT Custom ADC Board Rev. B

Production Firmware - status Components TOTFED - status

AHCAL Beam Interface (BIF)

Marcin Chrząszcz Cracow University of Technology Itamar Levy

ProtoDUNE SP DAQ assumptions, interfaces & constraints

Front-end electronic system for large area photomultipliers readout

VELO readout On detector electronics Off detector electronics to DAQ

Sergey Abrahamyan Yerevan Physics Institute APEX collaboration

Example of DAQ Trigger issues for the SoLID experiment

Tracker Software Status

Commissioning of the ALICE-PHOS trigger

Data acquisition at GEO600

SVT detector electronics

Presentation transcript:

PT: Its DAQ and Slow-Control Martin Bräuer, Universität Rostock, now DESY Hamburg 1.Time measurement for the PT System Chip Board State 2.The PT Slow-Control Components Software Framework 3.Summary

PT geometry tube layer = tubes next to each other module = 48 tubes, 4 layer plane = 16 modules supermodule = 6 planes OPERA = 2 supermodules Defining / counting building blocks …… DAQ: 2 modules = 1 board !

The Measurement x y x0x0  x = f (  t ) Measure drift-time !  t < 1µs)  Built a stop-watch and calibrate well Time to Digital Converter  Needs a Start and Stop => Trigger Trigger Signal tt

TDC scheme Oszillators = counter Start: (indiv. channel) Latch Oszillator Store reading Stop: (all channel) Latch Oszillator Store reading Compute time-difference callibrate ! Store result till (parallel) readout ASIC made for OPERA Handles 8 channels / chip Ready and accepted

TDC Board TDC 1 TDC 2 TDC Interface TDCs / OPERA Mezzanine Clock IF Ethernet IF Input Interface Data-bus START in STOP (trigger) MSC OPERA (Lyon) CLOCK out in ETH Uni Rostock, hardware by MSC (German company) 96 chans (2 PT modules) / board Design defined (MSC & Lyon) Relative simple board TDC chip ready and tested (MSC) 1st eng. sample already in July? => Well on track !

Open ends Trigger (present knowledge) : 14KHz Need: 1Message / board / trigger Assume <4 noisy channels (transmit 14 usefull bytes/message)  x2.2 to high (raw) bandwidth !  Reduce trigger-rate  Hardware needed: and or and … ? ? ? Trigger Needs: Simulation (maximise physics) Respect real hardware Not every input-source will work always Dynamic, controlled reconfiguration needed Decision Implementation suggestion And: Time between two (noise) triggers ?? TDC designers assume >1.5 µs

SlowCo in OPERA Backbone (Lyon): CORBA = Op-System/Architecture/Language independent Communication-Protokoll  Choose the package to fit your needs best!  Slow-control: Lots of commercial stuff => Windows XP Good experiences in HERA (the maschine!) and HERA-B Existing software (M. Bräuer) High-Voltage Low-Voltage Crates Gas ! Temperature Central control Monitoring? OPERA-clients And: Need something for Uni Hamburg Labs ! ?

COPt-framework 1 M. Bräuers hobby: Develop an object-oriented aproach for our control Developed ~OS/compiler independent Seems usefull Will be used outside OPERA Type HV-channel U I U max t ramp HV-board Temperature On/Off State … Ideas: Hierarchy of things Each thing has common behavoiur Interfacing easy (to users to CORBA) HV-channel

COPt-framework 2 But: Work in progress !..Which I will deliver..

Summary TDCOkay TDC board On the way (MSC &Lyon) looks well TriggerSome work needed by several people SlowControlDefined, Under way Attention: Personal and fully biased Many thanks to all the OPERA people who gave me a chance to work for the project!