AOI Logic Implementation

Slides:



Advertisements
Similar presentations
Instructor Dr Sameh Abdulatif
Advertisements

ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ECE 301 – Digital Electronics Minterm and Maxterm Expansions and Incompletely Specified Functions (Lecture #6) The slides included herein were taken from.
ECE 331 – Digital System Design
Basic Digital Design Discussion D2.3. Basic Digital Design Sum of Products Design –Minterms Product of Sums Design –Maxterms.
CS 151 Digital Systems Design Lecture 6 More Boolean Algebra A B.
Basic Digital Design Discussion D2.3. Basic Digital Design Sum of Products Design –Minterms Product of Sums Design –Maxterms.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
AOI Logic Implementation © 2014 Project Lead The Way, Inc.Digital Electronics.
AOI Logic Implementation
XOR, XNOR, and Binary Adders
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
ECE 331 – Digital System Design
 Seattle Pacific University EE Logic System DesignSOP-POS-1 The Connection: Truth Tables to Functions abcF abcF
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #7 COMBINATIONAL LOGIC ANALYSIS.
Digital Systems I EEC 180A Lecture 4 Bevan M. Baas.
Ahmad Almulhem, KFUPM 2009 COE 202: Digital Logic Design Combinational Logic Part 2 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
CE1110 :Digital Logic Design lecture 02 Digital Logic Gates Dr. Atef Ali Ibrahim 1.
Universal Gate – NAND Universal Gate - NAND Digital Electronics
ENGIN112 L6: More Boolean Algebra September 15, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 6 More Boolean Algebra A B.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd Chapter 5 © 2008 Pearson Education.
1 EENG 2710 Chapter 2 Algebraic Methods For The Analysis and Synthesis of Logic circuits.
Module –I Switching Function
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Designing Combinational Logic Circuits
CEC 220 Digital Circuit Design More Karnaugh Maps Monday, February 02 CEC 220 Digital Circuit Design Slide 1 of 11.
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
Standard & Canonical Forms COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.
Figure 5–5 Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by.
School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan.
Lecture 5 More Boolean Algebra A B. Overview °Expressing Boolean functions °Relationships between algebraic equations, symbols, and truth tables °Simplification.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. De Morgan’s Theorem De Morgan’s Theorem.
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.
CEC 220 Digital Circuit Design Minterms and Maxterms Monday, January 26 CEC 220 Digital Circuit Design Slide 1 of 11.
Scientific & Engineering Notation
ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.
Universal Gate – NOR Universal Gate - NOR Digital Electronics
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Truth Tables & Logic Expressions
De Morgan’s Theorem,.
Minimization of Circuits
Universal Gate – NAND Universal Gate - NAND Digital Electronics
XOR, XNOR, and Binary Adders
Digital Logic and Design
Universal Gate – NAND Universal Gate - NAND Digital Electronics
Universal Gate – NOR Universal Gate - NOR Digital Electronics
XOR, XNOR, & Binary Adders
AOI Design: Logic Analysis
Universal Gate – NAND Universal Gate - NAND Digital Electronics
AOI Logic Implementation
Gates Type AND denoted by X.Y OR denoted by X + Y NOR denoted by X + Y
Universal Gate – NOR Universal Gate - NOR Digital Electronics
AOI Design: Logic Analysis
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
AOI Design: Logic Analysis
Circuit to Truth Table to Logic Expression
Digital Fundamentals Floyd Chapter 5 Tenth Edition
XOR, XNOR, and Binary Adders
Combinational Logic Circuit
Principles & Applications
Truth Tables & Logic Expressions
Presentation transcript:

AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic AOI Logic Implementation Digital Electronics Project Lead The Way, Inc. Copyright 2009

AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic AOI Logic Implementation This presentation will demonstrate how to… Design an AOI logic circuit from a Sum-Of- Products (SOP) logic expression. Design an AOI logic circuit from a Product-Of- Sums (POS) logic expression. Introductory Slide / Overview of Presentation EQUALS AOI Logic Circuit Logic Expression Project Lead The Way, Inc. Copyright 2009

Designing AOI SOP Logic Circuits AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Designing AOI SOP Logic Circuits Design Steps Implement each Minterm in the logic expression with an AND gate with the same number of inputs as there are variables in the Minterm. (i.e., AB = 2 input gate, ABC = 3 input gate, ABCD = 4 input gate, etc.) OR together the outputs of the AND gates to produce the logic expression. If necessary, gates can be cascaded to create gates with more inputs. Design Steps for SOP AOI logic designs. Project Lead The Way, Inc. Copyright 2009

Example #1: AOI Implementation SOP AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #1: AOI Implementation SOP Example Design an AOI Logic Circuit for the SOP logic expression shown below. Pause the power point and allow the student to work on the example. The solution is on the next slide. Project Lead The Way, Inc. Copyright 2009

Example #1: AOI Implementation SOP AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #1: AOI Implementation SOP Example Design an AOI Logic Circuit for the SOP logic expression shown below. Solution The solution for example #1 is included on this slide. If you print handouts, do not print this page. Project Lead The Way, Inc. Copyright 2009

Example #2: AOI Implementation SOP AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #2: AOI Implementation SOP Example Unfortunately, in this class, we only have access to (2) input OR gates and (2) & (3) input AND gates. Limiting your design to these gates, redesign the AOI Logic Circuit for the SOP expression in the previous example. Pause the power point and allow the student to work on the example. The solution is on the next slide. Project Lead The Way, Inc. Copyright 2009

Example #2: AOI Implementation SOP AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #2: AOI Implementation SOP Example Unfortunately, only (2) input OR gates and (2) & (3) AND gates exist in hardware. Limiting your design to these gates, redesign the AOI Logic Circuit for the SOP expression in the previous example. Solution The solution for example #2 is included on this slide. If you print handouts, do not print this page. Project Lead The Way, Inc. Copyright 2009

Designing AOI POS Logic Circuits AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Designing AOI POS Logic Circuits Design Steps Implement each Maxterm in the logic expression with an OR gate with the same number of inputs as there are variables in the Maxterm. (i.e., A+B = 2 input gate, A+B+C = 3 input gate, A+B+C+D = 4 input gate, etc.) AND together the outputs of the OR gates to produce the logic expression. If necessary, gates can be cascaded to create gates with more inputs. Design Steps for POS AOI logic designs. Project Lead The Way, Inc. Copyright 2009

Example #3: AOI Implementation POS AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #3: AOI Implementation POS Example Design an AOI Logic Circuit for the POS logic expression shown below. Pause the power point and allow the student to work on the example. The solution is on the next slide. Project Lead The Way, Inc. Copyright 2009

Example #3: AOI Implementation POS AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #3: AOI Implementation POS Example Design an AOI Logic Circuit for the POS logic expression shown below. Solution The solution for example #3 is included on this slide. If you print handouts, do not print this page. Project Lead The Way, Inc. Copyright 2009

Example #4: AOI Implementation POS AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #4: AOI Implementation POS Example Limiting your design to only (2) input OR gates and (2) & (3) input AND gates, redesign the AOI Logic Circuit for the POS logic expression in the previous example. Pause the presentation and allow the student to work on the example. The solution is on the next slide. Project Lead The Way, Inc. Copyright 2009

Example #4: AOI Implementation POS AOI Logic Implementation Digital Electronics 2.1 Introduction to AOI Logic Example #4: AOI Implementation POS Example Limiting your design to only (2) input OR gates and (2) & (3) input AND gates, redesign the AOI Logic Circuit for the POS logic expression in the previous example. Solution The solution for example #4 is included on this slide. If you print handouts, do not print this page. Project Lead The Way, Inc. Copyright 2009