Radiation Hardness Test Chip Matthias Harter, Peter Fischer Uni Mannheim.

Slides:



Advertisements
Similar presentations
Giuseppe De Robertis - INFN Sez. di Bari 1 SEU – SET test structures.
Advertisements

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
Figure 7–1 Two versions of SET-RESET (S-R) latches
Module #8 Page 1 EELE 414 – Introduction to VLSI Design Module #8 – Miscellaneous & Advanced Topics Agenda 1.Latchup Announcements 1.Read Chapter 13.
IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.
Design, Verification, and Test of True Single-Phase Adiabatic Multiplier Suhwan Kim IBM Research Division T. J. Watson Research Center, Yorktown Heights.
1 CMOS Digital System Design MOS Transistor DC Operation.
Effect of Pads 0.6  m chip June 2002 Final layout.
Shift Registers and Counters By Lakshmi Things that appear hard are normally trivial, If you do the obvious in the obvious way. After all, how “tough”
Microwave Interference Effects on Device,
VLSI Digital System Design
8-Bit Gray Code Converter
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.
ECE 342 Electronic Circuits 2. MOS Transistors
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Dept. of Communications and Tokyo Institute of Technology
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
DEPFET Electronics Ivan Peric, Mannheim University.
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
MCU: Interrupts and Timers Ganesh Pitchiah. What’s an MCU ?
2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
Chapter 4 Logic Families.
Process Monitor/TID Characterization Valencia M. Joyner.
Development of DC-DC converter ASICs S.Michelis 1,3, B.Allongue 1, G.Blanchot 1, F.Faccio 1, C.Fuentes 1,2, S.Orlandi 1, S.Saggini 4 1 CERN – PH-ESE 2.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 5, 2011 Layout and.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
1 OUTPUT Pad and Driver. 2 CLOCK DRIVER 3 Buffering S = scaling or tapering factor CL = S N+1 Cg ……………… All inverters have identical delay of t o = delay.
More Digital circuits. Ripple Counter The most common counter The problem is that, because more than one output is changing at once, the signal is glichy.
Fabrication Technology(1)
Robert Szczygieł IFJ PANSPIE 2005 Radiation hardness of the mixed-mode ASIC’s dedicated for the future high energy physics experiments Introduction Radiation.
Supply Voltage Biasing Andy Whetzel and Elena Weinberg University of Virginia.
Norhayati Soin 05 KEEE 4426 WEEK 12/1 3/13/2005 KEEE 4426 WEEK 12 CMOS FABRICATION PROCESS.
Abdullah Said Alkalbani University of Buraimi
Experiment Electronics UMC 0.18µm radiation hardness studies - Update - Sven Löchner 13 th CBM Collaboration Meeting GSI Darmstadt March 12th, 2009.
TOPIC : Signature Analysis. Introduction Signature analysis is a compression technique based on the concept of (CRC) Cyclic Redundancy Checking It realized.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
1 Digital Fundamentals Chapter 8 Flip-Flops and Related Devices Resource: CYU / CSIE / Yu-Hua Lee / Not made by Engr. Umar Talha,
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
11-1 Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon Latch-up & Power Consumption Latch-up Problem Latch-up condition  1   2 >1 GND Vdd.
Experiment Electronics UMC 0.18µm radiation hardness studies Progress since last Collaboration Meeting Sven Löchner GSI Darmstadt 15 th CBM Collaboration.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS inverters
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
LHCb Vertex Detector and Beetle Chip
Test structures for the evaluation of TowerJazz 180 nm CMOS Imaging Sensor technology  ALICE ITS microelectronics team - CERN.
Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity.
17 nov FEC4_P2 status P.Pangaud ; S.Godiot ; R.Fei ; JP.Luo Remember : P2 from P1 Optimization of Rad-Hard block and SEU tolerance blocs Optimization.
Copyright ©2009 by Pearson Higher Education, Inc. Upper Saddle River, New Jersey All rights reserved. Digital Fundamentals, Tenth Edition Thomas.
MAPLD 2005/213Kakarla & Katkoori Partial Evaluation Based Redundancy for SEU Mitigation in Combinational Circuits MAPLD 2005 Sujana Kakarla Srinivas Katkoori.
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
THE CMOS INVERTER.
REGISTER TRANSFER LANGUAGE (RTL)
Digital Fundamentals Floyd Chapter 7 Tenth Edition
Each I/O pin may be configured as either input or output.
TPAC1.1 progress Jamie C 4th June 2008.
Instructor: Alexander Stoytchev
Latches and Flip-flops
EET 1131 Unit 12 Shift Registers
Timing Analysis 11/21/2018.
Sequential circuits and Digital System Reliability
Principles & Applications
Sungho Kang Yonsei University
Mark Bristow CENBD 452 Fall 2002
Lecture 26 Logic BIST Architectures
Presentation transcript:

Radiation Hardness Test Chip Matthias Harter, Peter Fischer Uni Mannheim

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip2 Overview 1.Reminder: Radiation Damage & Remedies 2.Chip description 3.First results Note: Not yet clear how much rad. hardness we need for CBM... This little work is just a contribution to discussions...

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip3 Radiation Damage – very superficial  Ionizing radiation leads to positive charges in thick oxides  Threshold voltage shift – decreasing for NMOS  leakage ‘around’ NMOS  creation of parasitic NMOS (field oxide) PMOS remains unaffected.  Large local charge deposition can lead to SET: single event transient = spike on signal SEU: single event upset = bit flip SEGR: single event gate rupture (really?)

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip4 Remedies  Enclosed NMOS (other shapes are possible!)  Guard rings between NMOS with drains on different potential  Special FF design / redundancy / voting / hamming... for SEU / SET  Consequences: need special extraction files larger area (x4 for digital designs) larger caps -> often more power in digital (x4) Hard to make good NMOS current source (large L no possible) Hard to make good NMOS switches (very asymmetric & large caps)

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip5 Example: radhard MUX2->1  Our ‘mixed mode’ lib uses separate nets for digital wells (nwell, pwell) Digital PMOS: vddd! Digital NMOS: gndd! PWELL NMOS: gndb! NWELL PMOS: vddb! Guard rings Enclosed NMOS

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip6 Radhard vs. Normal Layout  We want to compare both types. Therefore made cells with equal transistor / layout size: Hard Normal

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip7 Test Chip  Goals: Verify models (speed) Measure SEU during irradiation Measure leakage after irradiation for ‘hard’ and ‘non-hard’ layouts Keep chip very simple for easy testing with minimal equipment  Circuits: 1 ring oscillator with 101 inverters & enable. Sim. frequency: 176 MHz 8 normal shift registers, 16 Bit, common data input, one output via 8-1 MUX 16 linear feedback shift registers (LFSR) producing pseudo random bit sequences, 16 bit long. Test equality of all 16 LFSRs to detect SEU. Rad hard output drivers. All pads have ESD protection diodes

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip8 Radhard vs. Normal Layout  Chip is implemented twice: 1.radhard with round NMOS + guard rings 2.Normal Layout. Widths of MOS are same as for round devices  Identical pinout!  17 pins per side (just one side of a JLCC68)  Switch between the two versions by rotating carrier in socket! radhard version (pads at inner side) normal Version (edge of die)

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip9 Test Chip Layout could cut here Another project.. This chip

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip10 Detail of pinout… DoutSRmuxOscOutLFSReqDoutLFSR SRsel gndd!vddd!vddb!gndb!clkDinSRresetNOscEngndd! 1.8 V optional SRsel selects shift register to send to DoutSRmux MHz OscEn SRsel 16x 8x 16x clk DinSR resetN 16x = ? LFSReq resetN clk DinSR is the input of all shift registers LFSReq shows that all LFSRs have same output

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip11 Measurements: Ring Oscillator  Works as expected.  Simulated speed: 176MHz  Measured: Supply [V]Speed [MHz] V 1.0V

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip12 Measurements: LFSR  Works as expected  Produces nice spectrum on Analyzer... after reset output reset 120MHz

LS Schaltungstechnik & Simulation CBM Meeting DresdenRad. Hard. TestChip13 Problems & Summary  Shift registers also work as expected  Problem: Large supply current. May be setup but more likely wrong type of substrate connection somewhere...  Good agreement in speed. Must check voltage dependence.  Next steps: Decide if irradiation of this is interesting May resubmit in 3 weeks if there is a bug. May increase register length.