Comparative Analysis of the RF and Noise Performance of Bulk and Single-Gate Ultra-thin SOI MOSFETs by Numerical Simulation M.Alessandrini, S.Eminente,

Slides:



Advertisements
Similar presentations
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
Advertisements

R. van Langevelde, A.J. Scholten Philips Research, The Netherlands
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
Spring 2007EE130 Lecture 41, Slide 1 Lecture #41 QUIZ #6 (Friday, May 4) Material of HW#12 & HW#13 (Lectures 33 through 38) –MOS non-idealities, V T adjustment;
COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG Antonio Cerdeira 1, Oana Moldovan 2, Benjamín Iñiguez.
Zhang Xintong 11/26/2014 Process technologies for making FinFETs.
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Metal Semiconductor Field Effect Transistors
© Estoril – 19 September 2003 Advanced Compact Modeling Workshop MOSFETs Flicker Noise Modeling For Circuit Simulation Montpellier University A. Laigle,
Analytical 2D Modeling of Sub-100 nm MOSFETs Using Conformal Mapping Techniques Benjamin Iñiguez Universitat Rovira i Virgili (URV), Tarragona, E-43001,
Outline Introduction – “Is there a limit?”
CSCE 612: VLSI System Design Instructor: Jason D. Bakos.
Introduction to CMOS VLSI Design Nonideal Transistors.
1 Interface roughness scattering in ultra-thin GaN channels in N-polar enhancement-mode GaN MISFETs Uttam Singisetti*, Man Hoi Wong, Jim Speck, and Umesh.
Noise and Random Telegraph Signals in Nanoelectronic Devices Zeynep Çelik-Butler Electrical Engineering Department University of Texas at Arlington Arlington,
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
1/f noise in devices 전광선.
ECE 342 Electronic Circuits 2. MOS Transistors
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Analog Layout.
EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.
Page 1 Hannes Luyken CPR ND N e v e r s t o p t h i n k i n g. ULIS 2003 Ultimate Integration of Silicon T. Schulz, C. Pacha, R. J. Luyken, M. Städele,
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Henok Abebe Collaborators
Leakage current of device HEMT versus MOSFET 이진식.
Introduction to FinFet
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
MOS-AK Group Spring'05, StrasbourgApril 8, 2005 B. Diagne, F. Prégaldiny, F. Krummenacher, F. Pêcheux, J.-M. Sallese and C. Lallement InESS / EPFL / LIP6.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
1 Numerical Simulation of Electronic Noise in Si MOSFETs C. Jungemann Institute for Electronics Bundeswehr University Munich, Germany Acknowledgments:
RF Modeling of Sub-100 nm CMOS S.Yoshizaki 1, M.Nakagawa 1, W.Y.Chong 1, Y.Nara 2, M.Yasuhira 2*, F.Ohtsuka 2, T.Arikado 2**, K.Nakamura 2, K.Kakushima.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
ULIS 2003-Udine Italy Evolution of Si-SiO 2 interface trap density under electrical stress in MOSFETs with ultrathin oxides F. Rahmoune and D. Bauza Institut.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Short Channel Effects in MOSFET
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
HW (Also, use google scholar to find one or two well cited papers on symmetric models of MOSFET, and quickly study them.)
VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.
Development of an analytical mobility model for the simulation of ultra thin SOI MOSFETs. M.Alessandrini, *D.Esseni, C.Fiegna Department of Engineering.
Novel Metal-Oxide-Semiconductor Device
Scattering Rates for Confined Carriers Dragica Vasileska Professor Arizona State University.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
F. Sacconi, M. Povolotskyi, A. Di Carlo, P. Lugli University of Rome “Tor Vergata”, Rome, Italy M. Städele Infineon Technologies AG, Munich, Germany Full-band.
Short-channel Effects in MOS transistors
EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang
The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
Chap.1 Physics and Modelling of MOSFETs 반도체 연구실 신입생 세미나 박 장 표 2009 년 1 월 8 일.
V. Re – 11 th Pisa Meeting on Advanced Detectors, Isola d’Elba, May 24 – 30, Forecasting noise and radiation hardness of CMOS front-end electronics.
RTL Simulator for VChip 1999/11/11 이재곤. RTL Simulator for VChip  현재 상황 Compiled-code 로 변환 중  VBS 의 내장된 obj 파일을 이용하려 하였으나 제 대로 구현되어 있지 않음  Obj 파일 :
Metal Semiconductor Field Effect Transistors
Revision CHAPTER 6.
Device Structure & Simulation
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
منبع: & کتابMICROELECTRONIC CIRCUITS 5/e Sedra/Smith
MOS Capacitor Basics Metal SiO2
EMT 182 Analog Electronics I
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Effects of LER on MOSFET Electrical Behavior
Dr. Hari Kishore Kakarla ECE
Presentation transcript:

Comparative Analysis of the RF and Noise Performance of Bulk and Single-Gate Ultra-thin SOI MOSFETs by Numerical Simulation M.Alessandrini, S.Eminente, S.Spedo, C.Fiegna Department of Engineering - University of Ferrara, Italy

MOTIVATIONS ● Ultra-thin fully-depleted SOI MOSFETs can provide an alternative to conventional bulk MOSFETs due to: ● Control of short channel effects with low doping levels. ● Improvement of mobility at given surface density of inversion charge [Esseni IEDM 2000]. AIMS OF THIS WORK – To discuss the issue of modeling of mobility in ultra- thin SOI MOSFETs. – To compare ultra-thin SOI MOSFETs and bulk devices in terms of RF and noise performance.

OUTLINE ● Modeling approach and simulated devices. ● Modeling of mobility in ultra-thin SOI MOSFETs. ● Comparison of RF performance (F T and F MAX ). ● Comparison of noise performance.

Simulation approach ● Hydrodynamic simulations (DESSIS-ISE). ● Density gradient model for quantization. ● Direct tunneling through gate oxide. ● Empirically modified mobility model for SOI. ● Post-processor for distributed noise analysis (thermal and shot noise). Bulk and SOI device structures target at the 100 nm node. SOI devices with T SI =5.2 nm, N A =10 15 cm -3. Simulated devices

Mobility in ultra-thin SOI MOSFETs ● Conventional mobility models for bulk MOSFETs does not fit experiments for ultra-thin SOI MOSFETs [Esseni IEDM 2000]. ● Empirical fitting by adjusting parameters of an existing mobility model [Darwish TED 1997].

Simulation of RF figures of merit F MAX and F T are evaluated from the admittance matrix obtained by AC device simulation.

F MAX in MOSFETs For negligible substrate losses: Is limited by losses at the output port [Re(Y 22 ), Re(Y 12 )] Unilateral Mason's power gain: Ultra-thin SOI MOSFETs feature large R S values.

Transition Frequency L gate =70 nm F T of SOI is degraded at large gate overdrive, due to the parasitic source resistance that reduces transconductance.

Maximum Oscillation Frequency Lgate=70 nm F MAX of Bulk MOSFETs is reduced due to short channel effects leading to large drain-source conductance

Maximum Oscillation Frequency Lgate=70 nm For small W values, the parasitic source resistance dominates and the SOI device presents lower F MAX values at large gate overdrives (lower F T ).

RF Performance of Bulk and SOI MOSFETs - Summary ● The parasitic source resistance that affects the ultra-thin SOI device degrades the transition frequency. ● For large device width (R G >>R S ) F MAX is larger in the SOI case, due to lower short-channel effects. ● For narrow devices (R S >>R G ) F MAX of SOI MOSFETs is degraded at large V GS -V T.

Noise Sources in MOSFETs The spectral densities of noise sources are evaluated by post- processing device simulations.

Numerical modeling of NOISE in MOSFETs The MOSFET is approximated by a distributed lumped-element non-uniform transmission line. Parameters are evaluated starting from the results of 2-D hydrodynamic device simulation

Numerical modeling

Comparison of Noise sources ( L=0.1 um, T OX =1.5 nm, f=4GHz) Red simbols: SOI MOSFETs Black simbols: bulk MOSFETs

Dependence on oxide thickness (L=0.1 um, V GS -V T =0.27 um, f=4GHz) Red Simbols: SOI MOSFETs Black Simbols: bulk MOSFETs The gate shot noise increases dramatically as oxide thickness is scaled down. S IG-SHOT  I G It is larger in the bulk devices, due to larger tunneling gate current (lower oxide field at given inversion charge density).

Comparison of minimum noise Figure (L=0.1 um, f=4GHz, V GS -V T =0.27V) Red Simbols: SOI MOSFETs Black Simbols: bulk MOSFETs The noise figure of BULK is degraded as the oxide is scaled down and shot noise becomes dominant over induced-gate noise

Dependence of FMIN on frequency (L=0.1 um, V GS -V T =0.27V, T OX =1.2nm) Red simbols: SOI MOSFETs Black Simbols: Bulk MOSFETs As frequency is reduced, shot noise becomes dominant over induced gate noise (S IGN  f 2 ) and N FMIN becomes independent of frequency. At medium frequency N FMIN is lower in the SOI case

Comparison of Noise Performance of SOI and BULK MOSFETs- Summary ● SOI and BULK MOSFETs present comparable thermal noise (drain and induced gate current noise currents). ● Due to the lower gate tunneling current (lower oxide field), the gate shot noise current is lower in the SOI case, at relatively low frequencies.