ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Chapter 6 The Field Effect Transistor
ECE 663 P-N Junctions. ECE 663 So far we learned the basics of semiconductor physics, culminating in the Minority Carrier Diffusion Equation We now encounter.
ECE 4339: Physical Principles of Solid State Devices
Figure 2.1 The p-n junction diode showing metal anode and cathode contacts connected to semiconductor p-type and n-type regions respectively. There are.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Metal-Oxide-Semiconductor (MOS)
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture 10: PN Junction & MOS Capacitors
Lecture #16 OUTLINE Diode analysis and applications continued
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Spring 2007EE130 Lecture 30, Slide 1 Lecture #30 OUTLINE The MOS Capacitor Electrostatics Reading: Chapter 16.3.
Spring 2007EE130 Lecture 36, Slide 1 Lecture #36 ANNOUNCEMENTS Updated information for Term Project was posted on 4/14 Reminder: Coffee Hour today at ~4PM!
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
Chapter V July 15, 2015 Junctions of Photovoltaics.
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Depletion Region ECE Depletion Region As electrons diffuse from the n region into the p region and holes diffuse from the p region into the n region,
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
BJT Band diagram Analysis تجزيه وتحليل دياگرام باند انرژي.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2006 Chapter 3: Carrier Action Goal: To understand what.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
ENE 311 Lecture 9.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 30 Metal-Semiconductor Contacts Real semiconductor devices and ICs always contain.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
1 Prof. Ming-Jer Chen Department of Electronics Engineering National Chiao-Tung University October 11, 2012 DEE4521 Semiconductor Device Physics One of.
Norhayati Soin 06 KEEE 4426 WEEK 3/1 9/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 1) CHAPTER 1.
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
Electronics The Seventh and Eighth and Lectures Eighth week 28 / 12/ 1436 هـ - 1 / 1/ 1437 هـ أ / سمر السلمي.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Introduction to Semiconductors
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
CHAPTER 4: P-N JUNCTION Part I.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Integrated Circuit Devices
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 2, slide 1 Introduction to Electronic Circuit Design.
Field Effect Transistor (FET)
© S.N. Sabki CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES.
MOS capacitor before joining The metallic gate may be replaced with a heavily doped p+ polysilicon gate. The Fermi energy levels are approximately at.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
CSE251 CSE251 Lecture 2 and 5. Carrier Transport 2 The net flow of electrons and holes generate currents. The flow of ”holes” within a solid–state material.
Fatemeh (Samira) Soltani University of Victoria June 11 th
EE130/230A Discussion 10 Peng Zheng.
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
MOS Transistor Theory The MOS transistor is a majority carrier device having the current in the conducting channel being controlled by the voltage applied.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
Intro to Semiconductors and p-n junction devices
Chapter 6 The Field Effect Transistor
Lecture 15 OUTLINE The MOS Capacitor Energy band diagrams
Revision CHAPTER 6.
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
Intro to Semiconductors and p-n junction devices
A p-n junction is not a device
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
EMT362: Microelectronic Fabrication CMOS ISOLATION TECHNOLOGY Part 1
ECE574 – Lecture 3 Page 1 MA/JT 1/14/03 MOS structure MOS: Metal-oxide-semiconductor –Gate: metal (or polysilicon) –Oxide: silicon dioxide, grown on substrate.
Lecture #30 OUTLINE The MOS Capacitor Electrostatics
Chapter 1 – Semiconductor Devices – Part 2
Lecture 20 OUTLINE The MOSFET (cont’d) Qualitative theory
6.1 Transistor Operation 6.2 The Junction FET
Lecture #15 OUTLINE Diode analysis and applications continued
Lecture 15 OUTLINE The MOS Capacitor Energy band diagrams
Presentation transcript:

ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics Goal: To understand this figure.

ECE 4339 L. Trombetta The MOS capacitor (Fig. 16.1) contains most of the important physics of the MOS FET (Fig. 17.1). Basic MOSFET operation: with V G > V T, electrons (minority carriers) will collect at the interface between Si and SiO 2 and create a connection between source and drain. If V D > V S, a current (I D ) will flow. V D : drain voltage V S : source voltage V G : gate voltage V T : threshold (“turn-on”) voltage

ECE 4339 L. Trombetta

We are assuming here that the Fermi level in the metal (on the left) is equal to the Fermi level in the semiconductor (on the right). If it is not, we have a minor complication, but the basic device physics is the same. In all these diagrams, the Fermi level is the solid line. It is always flat because we are in equilibrium. The dashed line is the intrinsic Fermi level. It follows the conduction and valence band edges so if there is band bending, the intrinsic Fermi level bends with them.

ECE 4339 L. Trombetta Charge in the metal is assumed to exist in a thin sheet near the oxide interface. Charge in the semiconductor will be distributed, as it is in a pn junction diode; we will also assume it is constant with distance.

ECE 4339 L. Trombetta In accumulation, majority carriers (electrons in this case) pile up at the Si-SiO 2 interface. The Fermi level at the interface is very close to the conduction band edge, reflecting the build-up of electrons there. Si-SiO 2 interface The Fermi level at the interface is near mid-gap (i.e., near E i ) so the number of both electrons and holes is small (depleted) compared with N D. The charge in the semiconductor is from ionized donors. Current does not flow, no matter what the sign of the bias; it cannot get past the large energy barriers presented by the insulator band gap.

ECE 4339 L. Trombetta The Fermi level at the interface is below E i so the number of holes is larger than the number of electrons at the surface; we say the surface is inverted. The charge in the semiconductor is from ionized donors and now also includes the holes in the inversion layer. With increasing V G, the number of holes in the inversion layer increases.

ECE 4339 L. Trombetta

qsqs x = W The depletion region extends from x = 0 to x = W. It is analogous to the depletion region on the p-type side of a pn junction diode. Potential  is measured between the intrinsic Fermi level in the bulk and its value at some point in the depletion region. The value of the potential at the surface is  s, the surface potential. Note that  s is the voltage drop across the semiconductor.

ECE 4339 L. Trombetta qFqF qFqF 2q  F Onset of inversion This is the V G = V T case from Fig e above. It shows that the onset of inversion is defined as the point where the Fermi level at the surface is just as far below the intrinsic Fermi level as it is above it in the bulk. That means the total band bending is

ECE 4339 L. Trombetta

The dark region between the source and drain represents the channel charge Q N. In (c), the reverse bias at the drain is large enough to completely deplete the channel charge there. This is the saturation point (I D does not increase further). The p-type body of the device contains ionized acceptors, which are “exposed” when the depletion region opens up (just as in a pn junction). The depletion region gets bigger toward the drain because a positive drain bias corresponds to reverse-bias of the pn junction formed by the drain and the p-type body. As the number of ionized acceptors increases, Q N decreases above it.

ECE 4339 L. Trombetta

Mobility in the inversion layer is less than (typically ~ ½ ) the bulk mobility (the value you find in Table 3.5). This is because there is a new scattering mechanism: scattering from the interface.

ECE 4339 L. Trombetta The mobility of the carriers in the channel, , and the number of carriers in the channel n, are complicated functions of position (both x and y). In modeling the current-voltage characteristics, we handle this by defining Q N in terms of the capacitance of the gate oxide and the gate voltage, and by defining a surface mobility (which would need to be given).

ECE 4339 L. Trombetta

This and the next slide are from Chapter 18. When the Fermi level in the metal and semiconductor are not equal, we get band bending at zero gate bias; this is analogous to the built-in potential in a diode. This introduces a shift in the threshold voltage equal to (E F,s – E F,m )/q. If  M and  S are expressed in volts, the shift is  V T =  M -  S. (The subscript “FB” refers to “flat bands”, which is the gate voltage necessary to get band bending to go to 0.)

ECE 4339 L. Trombetta Work function difference  MS =  M -  S (expressed in volts) for Al or n+ polysilicon gates.