1 Register A register is a sequential circuit that can be set to a specific state and retain that state until externally changed. –State is a combination.

Slides:



Advertisements
Similar presentations
Changes in input values are reflected immediately (subject to the speed of light and electrical delays) on the outputs Each gate has an associated “electrical.
Advertisements

Computer Science 210 Computer Organization Clocks and Memory Elements.
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
28/10/2007DSD,USIT,GGSIPU1 Latch & Register Inference.
1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.
Digital Logic Design Brief introduction to Sequential Circuits and Latches.
Sequential Circuits A Basic sequential circuit is nothing but a combinational circuit with some feedback paths between its output and input terminals.
Half Adder Sum = X’Y+XY’ = X  Y Carry = XY YXYXYX  YYYX  XX XOR XNOR.
Ch 8. Sequential logic design practices 1. Documentation standards ▶ general requirements : signal name, logic symbol, schematic logic - state machine.
1 EE121 John Wakerly Lecture #10 Some shift-register stuff Sequential-circuit analysis.
Digital Digital: Chapter 8. Sequential Logic Design Practices 1 Chapter 8. Sequential Logic Design Practices.
Registers.1. Register  Consists of N Flip-Flops  Stores N bits  Common clock used for all Flip-Flops Shift Register  A register that provides the.
MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Sequential Circuit: Register Introduction N-bit register contains n flip-flop and several logic gates and.
EE42/100 Fall 2005 Prof. Fearing 1 Week 12/ Lecture 22 Nov. 17, Overview of Digital Systems 2.CMOS Inverter 3.CMOS Gates 4.Digital Logic 5.Combinational.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral.
Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.
Sequential PLD timing Registers Counters Shift registers
Digital Logic Design Lecture 24. Announcements Homework 8 due today Exam 3 on Tuesday, 11/25. – Topics for exam are up on the course webpage.
Sistemas Digitais I LESI - 2º ano Lesson 8 - Sequential Design Practices U NIVERSIDADE DO M INHO E SCOLA DE E NGENHARIA Prof. João Miguel Fernandes
What is shift register? A shift register is a digital memory circuit found in calculators, computers, and data-processing systems. Bits (binary digits)
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Flip-Flop Applications Registers.  a register is a collection of flip-flops  basic function is to hold information  a shift register is a register.
1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.
Registers and Counters
ETE Digital Electronics
ECE 301 – Digital Electronics Flip-Flops and Registers (Lecture #15)
Counters Clocked sequential circuit whose state diagram contains a single cycle. Modulus – number of states in the cycle. Counters with non-power of 2.
1 Shift Registers. –Definitions –I/O Types: serial, parallel, combinations –Direction: left, right, bidirectional –Applications –VHDL implementations.
Registers and Counters
EE24C Digital Electronics Projects
Last Mod: March 2014  Paul R. Godin Shift Registers Registers 1.1.
CHAPTER 12 REGISTERS AND COUNTERS
Registers CPE 49 RMUTI KOTAT.
Digital Design: Principles and Practices
Princess Sumaya Univ. Computer Engineering Dept. Chapter 6:
EE365 Adv. Digital Circuit Design Clarkson University Lecture #12 Registers and Counters.
Computer Architecture Lecture 4 Sequential Circuits Ralph Grishman September 2015 NYU.
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.
SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.
Sequential Logic Circuit
Sequential Logic Circuit
Computer Architecture and Organization Unit -1. Digital Logic Circuits – Logic Gates – Boolean Algebra – Map Simplification – Combinational Circuits –
Sequential logic circuits
Last Mod: Jan 2015  Paul R. Godin Shift Registers : Technician Series Registers 1.1.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Digital Electronics Electronics Technology Landon Johnson Shift Registers.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
CEC 220 Digital Circuit Design Latches and Flip-Flops Monday, March 03 CEC 220 Digital Circuit Design Slide 1 of 19.
EE121 John Wakerly Lecture #9
Chapter 8 Solving Larger Sequential Problems.
Lecture Overview Shift Register Buffering Direct Memory Access.
© BYU 12 REGISTERS Page 1 ECEn 224 Registers.
Registers ECEn/CS 224.
ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)
Modular sequential logic Use latches, flip-flops and combinational logic –Flip-flops usually grouped to form a register Shift registers –n bits {x n …x.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Dept. of Electrical Engineering
4-4-3 Shift registers. Learning Objectives: At the end of this topic you will be able to; i) recognise, analyse and design circuits containing D-type.
1 CHAPTER 12 REGISTERS AND COUNTERS This chapter in the book includes: Objectives Study Guide 12.1Registers and Register Transfers 12.2Shift Registers.
Electronics Technology
DESIGN OF SEQUENTIAL CIRCUITS
3.2 Shift Register Basic shift register function
Shift Registers.
ECE 3130 – Digital Electronics and Design
CHAPTER 4 SHIFT REGISTER
Flip Flops Unit-4.
Outline Registers Counters 5/11/2019.
Week 11 Flip flop & Latches.
Presentation transcript:

1 Register A register is a sequential circuit that can be set to a specific state and retain that state until externally changed. –State is a combination of bits Lect# 9 Register (Continued)

2 Register Design An S-R latch is a simple 1-bit register. –With (S)et input, latch output can be set to 1 –With (R)eset input, latch output can be set to 0.

3 Register Design A D flip-flop can be used as a 1-bit register –Input 0, output is set to 0 when flip-flop is clocked –Input 1, output is set to 1 when flip-flop clocked –Can consider the clock to be a load signal. –On rising edge of load signal, the data on D input line is stored in the flip-flop

4 Multibit Register Use multiple flip-flops. Each stores a single bit. Common load signal. DdDd CkQdQd DcDc QaQa DbDb QbQb DaDa QaQa d cba dcba load inputs outputs

5

6

7

8

9 Shift registers Classification, basic function, uses: Plain shift registers: –Serial-in serial-out – SISO (also first-in first-out – FIFO) –Serial-in parallel-out – SIPO –Parallel-in serial out – PISO –Parallel-in parallel-out – PIPO Counters based on shift registers –Ring counter –Johnson counter Shift register and feedback based circuits

10 Shift registers Serial-in serial-out – SISO Serial-in parallel-out – SIPO Parallel-in serial out – PISO Parallel-in parallel-out – PIPO

11

12 Plain shift registers CLOCK SERIN SEROUT

13