Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.

Slides:



Advertisements
Similar presentations
XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
Advertisements

Presentation for the NMI January 23rd 2009 John Coughlan Data Acquisition Systems for Big Science Dr John Coughlan STFC Rutherford Appleton Laboratory.
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
Tracker Strip and Pixel FEDs John Coughlan Tracker Readout Upgrade Meeting September 12 th 2007.
2D Detectors DAQ Overview 2D detectors are organized as tiles providing 10G Ethernet serialized portions of the full.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
Shelf Management & IPMI SRS related activities
1 Tell10 Guido Haefeli, Lausanne Electronics upgrade meeting 10.February 2011.
The TrainBuilder ATCA Data Acquisition Board for the European XFEL The TrainBuilder ATCA Data Acquisition Board for the European-XFEL John Coughlan, Chris.
The Train Builder Data Acquisition System for the European-XFEL John Coughlan, Chris Day, Senerath Galagedera and Rob Halsall STFC Rutherford Appleton.
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
XFEL Large Pixel Detector DAQ. Project Team Technical Team: STFC Rutherford DAQ Glasgow University Surrey University Science Team: UCL Daresbury Bath.
AIDA annual meeting,Vienna, 26th March 2014Václav Vrba, Institute of Physics, Prague 1  design of sensors for production submission  design of the readout.
Status Report of CN Board Design Zhen’An LIU Representing Trigger Group, IHEP, Beijing Panda DAQ Meeting, Munich Dec
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
Data Acquisition Card for the Large Pixel Detector at the European XFEL 1 Tuesday 28 th September 2011, TWEPP Vienna Presented by John Coughlan STFC Rutherford.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
Outer Tracker Off-Detector Readout and Control Discussion John Coughlan SLHC Tracker Readout Meeting March 7 th 2007.
Agata Week – LNL 14 November 2007 Global Readout System for the AGATA experiment M. Bellato a a INFN Sez. di Padova, Padova, Italy.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Communication in ATCA-LLRF System Presenter:
XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
Agata Week – LNL 14 November 2007 LLP ATCA Carrier Status M. Bellato on behalf of the LLP Carrier Working Group.
SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)
16 February 2011Ian Brawn1 The High Speed Demonstrator and Slice Demonstrator Programme The Proposed High-Speed Demonstrator –Overview –Design Methodology.
Evaluation of Emerging Parallel Optical Link Technology for High Energy Physics John Chramowicz, Simon Kwan, Alan Prosser, Melissa Winchell Fermi National.
Status report Pillar-1: Technology. The “Helmholtz-Cube” Vertically Integrated Detector Technology Replace standard sensor with: 3D and edgeless sensors,
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
LECC2003: The 96 Chann FED Tester: Greg Iles30 September The 96 channel FED Tester Outline: (1) Background (2) Requirements of the FED Tester (3)
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
E. Hazen -- Upgrade Meetings1 AMC13 Project Development Status E. Hazen, S.X. Wu - Boston University.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- ACES ACES 2011 MicroTCA in CMS E. Hazen, Boston University for the CMS collaboration.
E. Hazen -- CMS Week HCAL Back-End MicroTCA Upgrade Status E. Hazen Boston University.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- xTCA IG1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 HCAL uTCA Readout Plan E. Hazen - Boston University for the CMS HCAL Collaboration.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź, DMCS ATCA LLRF project review, DESY, 3-4.
E. Hazen -- Upgrade Meetings1 AMC13 Project DAQ and TTC Integration For MicroTCA in CMS Status Report E. Hazen - Boston University for the CMS.
E. Hazen1 AMC13 Status E. Hazen - Boston University for the CMS Collaboration.
E. Hazen -- Upgrade Week1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.
EXtreme Data Workshop Readout Technologies Rob Halsall The Cosener’s House 18 April 2012.
Counting Room Electronics for the PANDA MVD
AMC13 Project Status E. Hazen - Boston University
The Jülich Digital Readout System for PANDA Developments
DAQ and TTC Integration For MicroTCA in CMS
TWEPP 2010 – Aachen Development of a MicroTCA Carrier Hub
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
E. Hazen - Back-End Report
AMC13 Status Report AMC13 Update.
Future Hardware Development for discussion with JLU Giessen
DHH progress report Igor Konorov TUM, Physics Department, E18
Large Area Endplate Prototype for the LC TPC
The Train Builder Data Acquisition System for the European-XFEL
MicroTCA Common Platform For CMS Working Group
Large Pixel Detector LPD John Coughlan STFC Rutherford Appleton Laboratory on behalf of LPD collaboration.
xTCA in CMS Magnus Hansen Thanks to many CMS collaborators
DAQ Interface for uTCA E. Hazen - Boston University
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
DCM II DCM II system Status Chain test Schedule.
GEM for CMS Electronics Overview
Presentation transcript:

Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next Generation Systems

Presentation for the Exception PCB February 25th 2009 John Coughlan X-RAY Pixel Detectors DAQ For XFEL Up to 16M? tiled pixel detector at 30K frames/s -> 160 GBytes/sec Starting with 1 M pixel prototypes -> 10 GBytes/sec On Detector up to 256 x FPGA 40nm + 10G links Off Detector DAQ next gen Advanced Telecoms ATCA crate 1 8 SFP+ FPGA Detector Pixel Sensors 10G Fibre 30 m 10 GBytes/sec x N cards ATCA 8U Image Builders

Presentation for the Exception PCB February 25th 2009 John Coughlan Power ConnectorJTAG Front End Card FEE On Detector (16 cards per 1 MPixel Detector) Main Components and Interfaces 10 Gb Data To XFEL Train Builder Changed to 1 FEM per Super Module (128 ASICs). 16 FEMs in total. Readout with 10 Gb Optical links. Memory to balance data flow from ASICs to Optical Links. Fast Timing and Controls. Expect a common system to be defined. Drawing is Not to Scale Slow Controls LAN <~ 200 mm FPGA Virtex 5 Cfg EPROM Common Fast Timing/Controls DC-DC Linears Output Buffers Clock, Reset Record Reg Out Input Muxes ASIC status 128 x ASICs Osc Opto on FMC Mezzanine? Opto Module 10 Gb SFP+ SFP+ PHY DDR2/QDR2 <~ 125 mm Slow Controls 1 GbE

Presentation for the Exception PCB February 25th 2009 John Coughlan X-RAY Pixel Detectors DAQ For XFEL Up to 16M? tiled pixel detector at 30K frames/s -> 160 GBytes/sec On Detector 256 x FPGA 40nm + 10G links Off Detector DAQ next gen Advanced Telecoms ATCA crates … Scientific requirements ? 1 8 SFP+ FPGA Detector Pixel Sensors 10G Fibre 30 m 10 GBytes/sec x N cards ATCA 8U Image Builders

Presentation for the Exception PCB February 25th 2009 John Coughlan ~40% scaling Cross point Confign Zone 1 Zone 3 SFP+ PHY SFP+ PHY SFP+ PHY SFP+ PHY “Simplest” Train Builder Implementation. All FPGA / No Mezzanines. 10 Gb Inputs From Detectors 10 Gb Outputs To Processors Zone 2 DC-DC SFP+ PHY SFP+ FPGA SDRAM SFP+ PHY SFP+ FPGA SDRAM SFP+ PHY SFP+ FPGA SDRAM SFP+ PHY SFP+ FPGA SDRAM FPGA SDRAM FPGA SDRAM FPGA SDRAM FPGA SDRAM ½ MPix ATCA 8U Train Builder. Matched to 2D 8 x FEE outputs RTM

Presentation for the Exception PCB February 25th 2009 John Coughlan Image Builder for XFEL Demonstrator Advanced Mezzanine Card 180 mm RAM CONNECTORCONNECTOR CONNECTORCONNECTOR CONNECTORCONNECTOR CONNECTORCONNECTOR KEEP OUT FPGA FMC 2 x SFP+ 10 Gbps FMC 2 x SFP+ 10 Gbps FPGA KEEP OUT MGTMGT MGTMGT MGTMGT MGTMGT MGTMGT MGTMGT MGTMGT MGTMGT KEEPOUTKEEPOUT KEEPOUTKEEPOUT CONNECTORCONNECTOR CONNECTORCONNECTOR X- point TXTX TXTX TXTX TXTX RXRX RXRX RXRX RXRX FMC 2 x SFP+ 10 Gbps FMC 2 x SFP+ 10 Gbps AMC Form Factor. Migrating to 8 FPGAs on 8U ATCA? FPGA ~ 16 x 3-6 Gbps serial links Analogue Cross Point for Image Building. 3-6 Gbps DDR2/3 ~ 2-4 GBytes B/W 1-2 GBytes/sec In & Out VITA57 FMC Mezzanine I/O 2 x SFP+ opto TRx 10 Gbps (XAUI or RXAUI PHY) mTCA serial backplane 148 mm

Presentation for the Exception PCB February 25th 2009 John Coughlan Next Generation Board Issues High speed diff pairs 3-6 Gbps. BGA pitch < 1 mm? Reduce Fabrication Risk. Advanced PCB design and construction techniques. Vias in pad, micro vias, Laser drill. Incremental build up layer PCB. FPGA 60-40nm generation? FPGA to Memory interface. SO-RDIMMs WASSO Memory controllers Hard/Soft IP from FPGA vendors 10 Gbps optical interfaces 3-6 Gbps Serial Backplanes. Power. Multiple POL. Analogue. Decoupling caps. next gen FPGA packages. Pb Free manufacture? Tools Signal Integrity analysis, how to measure eye diagrams on board?

Presentation for the Exception PCB February 25th 2009 John Coughlan Train Builder Development Plan 1. Demonstrator AMC card with CrossPoint. Prototype system using MicroTCA crate. Optical Mezzanine on AMC? On Detector cards Mega Pixel detectors : Full ATCA board Prototypes. With RTMs Mega Pixel detectors: Full ATCA board Production with RTMs Multi MegaPixel detectors ? AMC FPGA SDRAM SFP+ PHY SFP+ FPGA SDRAM SFP+ PHY SFP+ FPGA Virtex 5 Cfg EPROM DC-DC Linears Osc Opto Module 10 Gb SFP+ SFP+ PHY DDR2/QDR2 Slow Controls 1 GbE