DOM MB Status October 14, 2003 Gerald Przybylski Lawerence Berkeley National Laboratory GTPrzybylski 20/14/03 LBNL.

Slides:

Advertisements

Similar presentations

The Industry’s Smallest 16 Bit ADC’s

Advertisements

[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.

Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.

CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.

Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.

ECAL electronics Guido Haefeli, Lausanne PEBS meeting 10.Jan

Panda PCB for prototype status report by D Malkevich on behalf of the ITEP group ITEP.

2.4GHz Single Balanced Mixer Andrew Bacon Jacqueline Griffin John Stone.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

David MacNair POWER SUPPLY 3/30/20061 Ethernet Power Supply Controller.

Clock Distribution for IceCube June 8, 2004 Lawerence Berkeley National Laboratory Gerald Przybylski GTPrzybylski LBNL 10/13/2003.

9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.

Review, May 5, 2004Lawrence Berkeley National Laboratory DOM MB Hardware CDR and PRR, May 5, 2004 Gerald Przybylski Lawrence Berkeley National Laboratory.

Selda HeavnerFIELDS iPDR – Antenna Electronics Board Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Board Selda S. Heavner U.C. Berkeley

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.

DOM Input Issues: PMT Output, ATWD input, and Trigger Comparator Design Criteria ICENOTE105 DOM input issues Gerald Przybylski Lawrence Berkeley National.

DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.

1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.

Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Chicago Meeting, /8/2015K.-H. Sulanke, DESY1 Digital Camera Trigger Status May 2013 K.-H. Sulanke DESY.

D. GordonFIELDS iCDR – DCB Solar Probe Plus FIELDS Instrument CDR DCB Dorothy Gordon Space Sciences Lab, UC Berkeley 1.

IceCube DAQ Mtg. 10,28-30 IceCube DAQ: “DOM MB to Event Builder”

P.Vincent LPNHE-Paris for H.E.S.S. collaboraton28 th ICRC - Tsukuba - Japan - 5, August 2003 Performance of the H.E.S.S. cameras Pascal Vincent (LPNHE.

Jean-Marie Bussat – October 16, FPPA2000 Bias generator.

General Purposes Input/ Output Daughter board for Univ Eval Rev B Julien Cercillieux University of Hawaii

Data acquisition system for the Baikal-GVD neutrino telescope Denis Kuleshov Valday, February 3, 2015.

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.

Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.

Resistance to Frequency Converter Amol Mupid Andrew Ricketts.

PMT Output, ATWD input, and Trigger Comparator Input Issues IceCube Note _105 Gerald Przybylski Lawerence Berkeley National Laboratory August 22, 2002.

Communications Hardware for a UAV Sensor Network ECE 791- Oral Project Proposal ECE Faculty Advisor: Nicholas Kirsch Ph.D. October 28, 2011 Presented By:

Icecube DOM Main Board Status and Development Plans R. Minor October 2003.

Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.

Resistance to Frequency Converter Amol Mupid Andrew Ricketts.

R&D for a 2nd generation AHCAL prototype LCWS 2007 – DESY Hamburg Mathias Reinecke on behalf of the AHCAL partners.

Dual PD Amp Circuit Board Test Results By Alexa Staley LIGO G v1 1.

Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August

DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.

DAQ Hardware status - overview R. Stokstad DOM Main Board –Schedule (Minor) –Design (Przybylski) –Firmware (Stezelberger) –Testing (Goldschmidt) DOR Board.

Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.

DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.

LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.

Sampling chip psTDC_02 Jean-Francois Genat – Herve Grabas Mary Heinz – Eric Oberla 1/27/ psTDC_02 presentation.

DOM Main Board Rev 3/Rev 4 Status December 2, 2003 Gerald Przybylski Lawrence Berkeley National Laboratory.

PSI - 11 Feb Status of the electronic systems of the MEG Experiment.

DOM MB Rev 4.2 to Rev 5.0 Changes April 26, 2004 Gerald Przybylski Lawerence Berkeley National Laboratory.

DOM MB Test Results at LBNL Main Board Readiness Status Review LBNL, July 2003 Azriel Goldschmidt.

09/10/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.

5 June 2002DOM Main Board Engineering Requirements Review 1 DOM Main Board Hardware Engineering Requirements Review June 5, 2002 LBNL David Nygren.

Time and amplitude calibration of the Baikal-GVD neutrino telescope Vladimir Aynutdinov, Bair Shaybonov for Baikal collaboration S Vladimir Aynutdinov,

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.

HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.

PADME Front-End Electronics

SEP Pre-PDR Peer Review DFE and DAP Electronics May 11, 2010

Calorimeter Mu2e Development electronics Front-end Review

ECAL Front-end development

Analog FE circuitry simulation

Block Diagram Transmitter Receiver × 2 Transmitter Power Supply ADC

Calorimeter Upgrade Meeting

Front-end electronic system for large area photomultipliers readout

Testing of the EMCO Prototype Boards

FEE Electronics progress

Presentation transcript:

DOM MB Status October 14, 2003 Gerald Przybylski Lawerence Berkeley National Laboratory GTPrzybylski 20/14/03 LBNL

A Rev 2 board IceCube Review GTPrzybylski 20/14/03 LBNL

Rev 3 Changes EPXA4 Baseline; EPC16 Config. Memory Memory Power Options (1.8V, 2.5V, 3.3V) Memory ‘Snubbing’ resistors Define ALL Memory Input Levels MoreMore Low impedance Power Distribution to SDRAM and SDRAM controller Primary Oscillator; Corning (Hi-Rel 2560A-0009) Alternate Oscillator; Toyocom IceCube Review GTPrzybylski 20/14/03 LBNL

More Rev 3 Changes Major Problem Component: - Al Electrolytic -> Polypropylene Film Power Filter Network Refinements Noise Related Layout Changes High-Rel DC-DC Converter by Power-One brand DC-DC Converter Footprint Options 4W or 7W dual footprint Simplify Input Power Protection HV Power Supply Connector Pin-out GTPrzybylski 20/14/03 LBNL

and More Rev 3 Changes Q/A Tests Added to Plan; Coupons on PCB 2 x 12 Channel ADCs vs. 1 x 8 Channel for housekeeping Hi-Rel Part Substitutions Test Connector (Main Cable and LC) Bill-of-Materials Consolidation IceCube Review GTPrzybylski 20/14/03 LBNL

Fabrication Changes Layout for Convenient Integration Restrict Layer Repairs during PCB Fab Temperature Cycling of Bare Boards Improve Process Control in PCB Fab Near Class-III Fab/Medical PCB Standards Tin – Awareness IceCube Review GTPrzybylski 20/14/03 LBNL

Tuning for Physics Performance On-Board Flasher Performance Tuning - UV LED gives < 10ns FWHM pulse - Blue LED gives ~13 ns FWHM pulse x0.25 x 2 x 8 gain for ATWD PMT inputs Extend Input Clipping Range [ ] Stronger ATWD Drivers Optimize ATWD Driver Output Impedance to minimize ringing fADC channel gain adjustment for 12 bits GTPrzybylski 20/14/03 LBNL

Deletions SRAM ‘lookback-memory’ not needed since FPGA writes directly to SDRAM Test connector footprints not needed Alternate communications line receiver Lumped Delay Line… (space, performance) GTPrzybylski 20/14/03 LBNL

The End GTPrzybylski 20/14/03 LBNL

Memory Issues Improve Layout - Trace length matching - Bypassing - Low impedance power distribution (island) Match Output levels to Signal threshold Set-up Time Tuning (SD_CLKn -> SD_DQS0) Back GTPrzybylski 20/14/03 LBNL