SOI pixel detector technology US-Japan collaboration Farah Khalid on behalf of ASIC Development Group SOIPIX collaboration people involved in SOIPIX: G.Deptuch,

Slides:



Advertisements
Similar presentations
Sci-Fi tracker for IT replacement 1 Lausanne 9. December 2010.
Advertisements

Jaap Velthuis, University of Bristol SPiDeR SPiDeR (Silicon Pixel Detector Research) at EUDET Telescope Sensor overview with lab results –TPAC –FORTIS.
SOIPD Status e prospective for 2012 The SOImager2 is a monolithic pixel sensor produced by OKI in the 0.20 µm Fully Depleted- Silicon On Insulator (FD-SOI)
Snowmass 2005 SOI detector R&D Massimo Caccia, Antonio Bulgheroni Univ. dell’Insubria / INFN Milano (Italy) M. Jastrzab, M. Koziel, W. Kucewicz, H. Niemiec.
Progress of SOI Pixel Detectors Sep. 9, Yasuo Arai, KEK 1.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
Semiconductor detectors
TRAPPISTE Tracking Particles for Physics Instrumentation in SOI Technology Prof. Eduardo Cortina, Lawrence Soung Yee Institut de recherche en mathématique.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
Why silicon detectors? Main characteristics of silicon detectors: Small band gap (E g = 1.12 V)  good resolution in the deposited energy  3.6 eV of deposited.
Performance test of STS demonstrators Anton Lymanets 15 th CBM collaboration meeting, April 12 th, 2010.
X-ray radiation damage of silicon strip detectors AGH University of Science and Technology Faculty of Physics and Applied Computer Science, Kraków, Poland.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.
Semi-conductor Detectors HEP and Accelerators Geoffrey Taylor ARC Centre for Particle Physics at the Terascale (CoEPP) The University of Melbourne.
TCAD Simulation for SOI Pixel Detector
Medipix sensors included in MP wafers 2 To achieve good spatial resolution through efficient charge collection: Produced by Micron Semiconductor on n-in-p.
Monolithic Active Pixel Matrix with Binary Counters MAMBO III Monolithic Active Pixel Matrix with Binary Counters Farah Khalid Alpana Shenai Gregory Deptuch.
VI th INTERNATIONAL MEETING ON FRONT END ELECTRONICS, Perugia, Italy A. Dorokhov, IPHC, Strasbourg, France 1 NMOS-based high gain amplifier for MAPS Andrei.
RD50 participation in HV-CMOS submissions G. Casse University of Liverpool V. Fadeyev Santa Cruz Institute for Particle Physics Santa Cruz, USA HV-CMOS.
Fully depleted MAPS: Pegasus and MIMOSA 33 Maciej Kachel, Wojciech Duliński PICSEL group, IPHC Strasbourg 1 For low energy X-ray applications.
Specifications & motivation 2  Lowering integration time would significantly reduce background  Lowering power would significantly reduce material budget.
LEPSI ir e s MIMOSA 13 Minimum Ionising particle Metal Oxyde Semi-conductor Active pixel sensor GSI Meeting, Darmstadt Sébastien HEINI 10/03/2005.
Foundry Characteristics
1 FNAL Pixel R&D Status R. Lipton Brief overview due to 3 failed MS Powerpoint versions –3D electronics New technologies for vertical integration of electronics.
Beam Tests of 3D Vertically Interconnected Prototypes Matthew Jones (Purdue University) Grzegorz Deptuch, Scott Holm, Ryan Rivera, Lorenzo Uplegger (FNAL)
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
CMOS Sensor Development Guess:CMOS sensors will become detector of choice o Based on commercially useful processes – cheap (relatively) o Inherently radiation.
Trends and synergies in solid state tracking R&D Executive Summary of the session Frank Hartmann.
Fig. 1: Cross section of a circular DEPMOS- FET pixel cell. Charges collected in the “in- ternal gate’ modulate the transistor current. DEPMOSFET team,
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
On a eRHIC silicon detector: studies/ideas BNL EIC Task Force Meeting May 16 th 2013 Benedetto Di Ruzza.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
CMS Pixels: Fermilab Farah Fahim, Gregory Deptuch, Jim Hoff, Alpana Shenai, Marcel Trimpl.
A. Dorokhov, IPHC, Strasbourg, France 1 Description of pixel designs in Mimosa22 Andrei Dorokhov Institut Pluridisciplinaire Hubert Curien (IPHC) Strasbourg,
Fermilab Silicon Strip Readout Chip for BTEV
CMOS Sensors WP1-3 PPRP meeting 29 Oct 2008, Armagh.
-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
Monolithic Pixel R&D at LBNL M Battaglia UC Berkeley - LBNL Universite' Claude Bernard – IPN Lyon Monolithic Pixel Meeting CERN, November 25, 2008 An R&D.
Giulio Pellegrini 27th RD50 Workshop (CERN) 2-4 December 2015 Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona 1 Status of.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
K.Wyllie, CERNIWORID 2004 Readout of the LHCb pixel hybrid photon detectors Ken Wyllie on behalf of the LHCb collaboration and industrial partners The.
1 FANGS for BEAST J. Dingfelder, A. Eyring, Laura Mari, C. Marinas, D. Pohl University of Bonn
TCAD Simulation for SOI Pixel Detectors October 31, 2006 Hirokazu Hayashi, Hirotaka Komatsubara (Oki Elec. Ind. Co.), Masashi Hazumi (KEK) for the SOIPIX.
RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.
Ideas on MAPS design for ATLAS ITk. HV-MAPS challenges Fast signal Good signal over noise ratio (S/N). Radiation tolerance (various fluences) Resolution.
Development of SOI pixel sensor 28 Sep., 2006 Hirokazu Ishino (Tokyo Institute of Technology) for SOIPIX group.
Pixel Meeting Nov 7, Status Update on Sensors and 3D Introduction Laser Annealed HPK sensors MIT-LL thinned sensors SOI devices –OKI –ASI 3D assembly.
Hybrid CMOS strip detectors J. Dopke for the ATLAS strip CMOS group UK community meeting on CMOS sensors for particle tracking , Cosenors House,
Performance test of the SOI pixel detector Hideki MIYAKE (Osaka University) for SOIPIX group Hideki MIYAKE (Osaka University) for SOIPIX group Oct.31,
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
1 /28 LePIX – Front End Electronic conference – Bergamo 25 May 2011 – Piero Giubilato LePIX – monolithic detectors in advanced CMOS Collection electrode.
Fully Depleted Low Power CMOS Detectors
Ivan Peric, Christian Kreidl, Peter Fischer University of Heidelberg
Charge sensitive amplifier
WP microelectronics and interconnections
HV-MAPS Designs and Results I
HVCMOS Detectors – Overview
Yasuhiro Sugimoto KEK 17 R&D status of FPCCD VTX Yasuhiro Sugimoto KEK 17
High Rate Photon Irradiation Test with an 8-Plane TRT Sector Prototype
Readout Electronics for Pixel Sensors
Readout Electronics for Pixel Sensors
Why silicon detectors? Main characteristics of silicon detectors:
Readout Electronics for Pixel Sensors
Presentation transcript:

SOI pixel detector technology US-Japan collaboration Farah Khalid on behalf of ASIC Development Group SOIPIX collaboration people involved in SOIPIX: G.Deptuch, S.Holm, F.Khalid, R.Lipton, A.Shenai, M.Trimpl

2 SOI Active Pixel Sensors (SOIAPS) work is one of Fermilab detector R&D directions Fully exploit advantages of the SOI technology for integrated circuits combined with a sensor monolithically Target for work at Fermilab: It is a great opportunity to develop solutions together with KEK and LAPIS Semiconductor (former OKI Semiconductor) Fermilab SOIPIX Collaboration Yasuo Arai

3 Outstanding value of the SOIPIX collaboration is trusted and direct relation with the technology vendor Technology is based on commercial, voluminous 0.2  m CMOS process, which is indispensable for the electronics operating properly and having predictable and repetitive performance Exploration of SOI for pixel detectors Maturing of the technology, visible through significant extensions and modifications included into the original process, may eventually lead to a transition from pure research to use for specific applications SOIPIX: collaborative efforts seen from Fermilab Fermilab SOIPIX Collaboration

at Fermilab: MAMBOs: Monolithic Active Pixel Sensors with Binary Counters 2006 MAMBOI 2.5×2.5 mm 2, 2008 MAMBOII 5×5 mm 2, 2010 MAMBO III (3D) 2×5×5 mm 2 and MAMBO IV 5×5 mm 2, 2011 MAMBO V 6x6 mm 2 resistive baising test structure 2.5×2.5 mm 2, OKI drift imager ASIC (2011 ) 3x6 mm 2 Fermilab’s SOI R&D with OKI process 7 prototype, pixel detectors have been submited over last 5 years, Mainstream: MAMBO : Monolithic Active Matrix with Binary Counters, and Research on alternative detector biasing

BPW Nested BNW/BPW - electric potential under any circuitry may be kept constant or change very little only by voltage from integrated charge – gives increased C-to-V node capacitance – works with charge integrating pixels (3T-like), gain may be nonlinear, – charge injections due to electronics activity may be cancel out by sequential readout with exactly repeated patterns for control signals and CDS Major Fermilab Contribution: Nested Well structure Implemented collaboratively and successfully by LAPIS (OKI) in the SOI process – full isolation of the electronics and the detector charge collection node, – electric potential under any circuitry is kept constant (AC ground) – allows designs with amplification stages and virtual ground (CSA) – Removes parasitics feedbacks and instabilities, – Unfortunately increases input capacitance of CSA

6 Fermilab SOIPIX Collaboration Purpose of the nested well structure – Tripple role of shielding between the SOI electronics and detector layer: to avoid back-gating in transistors (DC potential underneath the BOX shifts threshold of transistors), to avoid injection of parasitic charges from the SOI electronics to detector, to avoid strong electric field in BOX that results in accelerated radiation damage. Shielding: This well separates digital circuits from sensor substrate and prevents back gating effects This well collects the charge carriers SILVACO process simulatiom

7 FZ 7.1 kΩcm ~485  m Multi-year program at Fermilab: Results from MAMBO IV Example of MAMBO IV results: no shift of NMOS transistor I DS /V GS in nested wells at back-gate biases ranging from 0 to full depletion 2 BNW Voltages used for illustration Explored HR FZ 7.1 kΩcm material and appeciated improved PDK and models Fermilab SOIPIX Collaboration Full depletion

8 Details of MAMBO designs Fermilab SOIPIX Collaboration pixel design with window discriminator and per pixel counter MAMBO III, IV & V integrating CSA w/ pole-zero network, shaping filter CR-RC 2 with  p =200ns; gain=~100  V/e -, ripple counter reconfigurable into shift register, DACs for threshold adjustment, control logic for testability

9 Fermilab SOIPIX Collaboration single pixel (100µ x 100µ); ~950 transistors MAMBO III: vehicle for exploring  bump-bonding with T-micro MAMBO III : Top chip: Electronics 5x5mm 2, 44x44 pixel matrix T-Micro: 3D Au-In µ-bump bonding – only one 3D chip received in March 2012, process seems to be maturing Bottom chip: matrix of detector pixels, no bond pads contains only micro bump pads, aligned with the top chip top chip: Pads with back metal opening

10 Fermilab SOIPIX Collaboration SOI and 3D: (received March 2012) MAMBO III: 3D-bonded device, view from back-thinned side of electronics Aligned bonding targets Back-side deposited shielding metal pads TOP: Electronics BOTTOM: sensor

11 Tests of MAMBO and other SOI device… Fermilab SOIPIX Collaboration National Instruments based tests setup - bought using US-Japan funds (ASIC tests WH14W)

12 Fermilab SOIPIX Collaboration Tests of MAMBO V are progressing Major components of the signal processing chain are functional performed threshold scan of discriminators all 2600 pixels respond! (base-line restorer, trimming DAC, discriminators) First radiation events counting pixel device in SOI that is operational Progress of tests: Tests of MAMBO V DAC values varied from 0000 to 1111; Comparator changing state from 0 – 1 as the current in the comparator is steered between the two branches

MAMBO V: Electronics (Received Feb 2012) First Image using 1mmTungsten Mask, 22kEv source Without depleting the detector mask

SOI Collaboration Meeting, LBNL, 03/15/2012 Marcel Trimpl, Fermilab um pixels 20um pixels Resistive biasing imager and past results random ghost hits Fe55-Image obtained with 2009 submission (based on Cz) - experienced high leakage current through bulk - No resistive biasing concept of resistive biasing - diode still p-in-n (e.g. here) - moderate voltage (around 10V) applied to backside - additional n-in-n rings biased to create drift field - collection time of 100ns in 250um detector: 10-15V on backside sufficient - n-ring(s) at front side create(s) additional lateral drift field to improve charge collection

SOI Collaboration Meeting, LBNL, 03/15/2012 Marcel Trimpl, Fermilab New submission / New test setup Diode with BPW (20x20um pixel – 1 drift ring) - chip recently wire bonded to PCB - tests on basic operation of chip & RO chain in near future - waiting for chips with Fz substrate for more detailed studies new submission on Oct2011 run (6x3mm area) - Improved setup with dedicated PCB with fast analog buffers for 25MHz operation - cooling setup down to -40C (reduce/study leakage) Diode with BPW (40x40um pixel – 2 drift rings) - improved pixel circuitry - improved row/column operation -> to enable 25MHz pixel rate

16 Some thoughts about forging SOIPIX… Some thoughts about growing detector R&D program now: The scientific contents of the SOIPIX activities is great, but to succeed we need to select and target applications that would exploit the advantages of the technology Resources, at Fermilab, are limited and currently generic R&D projects, like SOI pixels, may experience difficulties in prioritization Expected budgets are tight (real risk of ceasing some activities) Some thought on possible way of proceeding: Attempt sharing resources: design pieces and manpower Select some designs, e.g. X-ray imager or charged particle tracker, build specification and distribute design amongst participating institutions (one leader per design) Build and maintain library of blocks Perfecting device models (we experience severe convergence problems) Solving problem pertaining to parasitic extraction Fermilab SOIPIX Collaboration

17 Significant developments have been made including: implementation of BPW nested BNW and BPW developed jointly with Fermilab for effective shielding enlargement of the reticle dimensions together with stitching of reticles for larger sensors and thinning and back-side processing. Among several applications which are of interest, large-surface detectors for soft X-ray (counting events or performing other dedicated functions, such as time of arrival) and detectors for tracking in HEP (but TID!) are particularly appealing Inter-institutional collaboration can be very efficient in these topical developments SOIPIX: Conclusions Fermilab SOIPIX Collaboration

Thank you Fermilab Institutional Review, June 6-9,