Extreme Hardware “Extreme” Definition: very great Synonyms:...consummate, great, greatest, high, highest, intense, maximal, maximum, severe, sovereign,

Slides:



Advertisements
Similar presentations
Device Tradeoffs Greg Stitt ECE Department University of Florida.
Advertisements

Project Management Risk Management. Outline 1.Introduction 2.Definition of Risk 3.Tolerance of Risk 4.Definition of Risk Management 5.Certainty, Risk,
How to Reach Zettaflops Erik P. DeBenedictis Avogadro-Scale Computing April 17, 2008 The Bartos Theater Building E15 MIT SAND C Sandia is a multiprogram.
Case Tools Trisha Cummings. Our Definition of CASE  CASE is the use of computer-based support in the software development process.  A CASE tool is a.
Computer Architecture & Organization
Chapter 5 The Mathematics of Diversification
RISC vs CISC CS 3339 Lecture 3.2 Apan Qasem Texas State University Spring 2015 Some slides adopted from Milo Martin at UPenn.
Team Members: Tyler Drake Robert Wrisley Kyle Von Koepping Justin Walsh Faculty Advisors: Computer Science – Prof. Sanjay Rajopadhye Electrical & Computer.
Moore’s Law Kyle Doran Greg Muller Casey Culham May 2, 2007.
What is Grid Computing? Grid Computing is applying the resources of many computers in a network to a single entity at the same time;  Usually to a scientific.
Introduction What is Parallel Algorithms? Why Parallel Algorithms? Evolution and Convergence of Parallel Algorithms Fundamental Design Issues.
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Emerging Technologies – A Critical Review Presenter: Qufei Wu 12/05/05.
Software Process and Product Metrics
Computer Organization and Architecture William Stallings 8 th Edition Chapter 1 Introduction.
Computer Architecture Lecture – 1.  Computer Organization and Design (third edition)  David A. Patterson  John L. Hennessy  Computer Organization.
Computer Architecture and Organization
© 2012-Robert G Parker May 24, 2012 Page: 1 © 2012-Robert G Parker May 24, 2012 Page: 1 © 2012-Robert G Parker May 24, 2012 Page: 1 © 2012-Robert G Parker.
Chapter1 Fundamental of Computer Design Dr. Bernard Chen Ph.D. University of Central Arkansas Fall 2010.
Software License Agreement Negotiation 101 Ray Hsu, C.P.M. Assistant Director, Procurement Services University of Washington.
1 VLSI and Computer Architecture Trends ECE 25 Fall 2012.
Overview of Future Hardware Technologies The chairman’s notes from the plenary session appear in blue throughout this document. Subject to these notes.
2007 Sept 06SYSC 2001* - Fall SYSC2001-Ch1.ppt1 Computer Architecture & Organization  Instruction set, number of bits used for data representation,
Computer Architecture and Organization Introduction.
Erik P. DeBenedictis Sandia National Laboratories October 24-27, 2005 Workshop on the Frontiers of Extreme Computing Sandia is a multiprogram laboratory.
Chapter 1 Introduction. Architecture & Organization 1 Architecture is those attributes visible to the programmer —Instruction set, number of bits used.
TSC 12/03 Post-CMOS Grand Challenges Juri Matisoo Vice-President, Technology Semiconductor Industry Association.
Reminder Lab 0 Xilinx ISE tutorial Research Send me an if interested Looking for those interested in RC with skills in compilers/languages/synthesis,
Introduction to Reconfigurable Computing Greg Stitt ECE Department University of Florida.
Beyond Moore's Law Spencer Anderson 13- April Moore's Law has both theoretical and practical limits. Most practical limits (e.g. energy, spatial)
October 12, 2004Thomas Sterling - Caltech & JPL 1 Roadmap and Change How Much and How Fast Thomas Sterling California Institute of Technology and NASA.
Intel Process Technology Gaps June 2003 Intel Confidential Paula Goldschmidt IE- SBD Mgr.
Software Working Group Chairman’s Note: This document was prepared by the “software and applications” working group and was received by the entire workshop.
Quantum Computing Paola Cappellaro
IC Products Processors –CPU, DSP, Controllers Memory chips –RAM, ROM, EEPROM Analog –Mobile communication, audio/video processing Programmable –PLA, FPGA.
Computer Organization & Assembly Language © by DR. M. Amer.
System On Chip Devices for High Performance Computing Design Automation Conference 2015 System On Chip Workshop Noel Wheeler
Introduction Computer System “An electronic device, operating under the control of instructions stored in its own memory unit, that can accept data (input),
1 Objective 3.2 Smart Components and Systems Integration Georg Kelm, DG INFSO, Nanoelectronics InfoDay, Brussels, 11 October 2010 FP7 ICT Work Programme.
“Politehnica” University of Timisoara Course Advisor:  Lucian Prodan Evolvable Systems Web Page:   Teaching  Graduate Courses Summer.
Erik P. DeBenedictis Sandia National Laboratories October 27, 2005 Workshop on the Frontiers of Extreme Computing Overall Outbrief Sandia is a multiprogram.
Barriers to Industry HPC Use or “Blue Collar” HPC as a Solution Presented by Stan Ahalt OSC Executive Director Presented to HPC Users Conference July 13,
Processor Structure and Function Chapter8:. CPU Structure  CPU must:  Fetch instructions –Read instruction from memory  Interpret instructions –Instruction.
B5: Exascale Hardware. Capability Requirements Several different requirements –Exaflops/Exascale single application –Ensembles of Petaflop apps requiring.
Trends in IC technology and design J. Christiansen CERN - EP/MIC
Introduction to VLSI Design Amit Kumar Mishra ECE Department IIT Guwahati.
1  1998 Morgan Kaufmann Publishers Simple Implementation Include the functional units we need for each instruction Why do we need this stuff?
Nanomagnetics: A New Hardware Device Group 2 Jason Hill Ryan Long Joye Turnage Jonathan Ashworth.
DUSD(Labs) GSRC Calibrating Achievable Design 11/02.
Computer Organization IS F242. Course Objective It aims at understanding and appreciating the computing system’s functional components, their characteristics,
1 Potential for Parallel Computation Chapter 2 – Part 2 Jordan & Alaghband.
Chapter 1 Introduction.   In this chapter we will learn about structure and function of computer and possibly nature and characteristics of computer.
Planning the Digital Transformation Readiness Check for SAP S/4HANA
Computer Organization and Architecture Lecture 1 : Introduction
Technology advancement in computer architecture
Architecture & Organization 1
Architecture & Organization 1
ECEG-3202 Computer Architecture and Organization
Text Book Computer Organization and Architecture: Designing for Performance, 7th Ed., 2006, William Stallings, Prentice-Hall International, Inc.
ITRS Design.
ECEG-3202 Computer Architecture and Organization
HIGH LEVEL SYNTHESIS.
INTRODUCTION TO COMPUTER ARCHITECTURE
Greg Stitt ECE Department University of Florida
X y y = x2 - 3x Solutions of y = x2 - 3x y x –1 5 –2 –3 6 y = x2-3x.
The Future is Quantum Computing
William Stallings Computer Organization and Architecture 7th Edition
Presentation transcript:

Extreme Hardware “Extreme” Definition: very great Synonyms:...consummate, great, greatest, high, highest, intense, maximal, maximum, severe, sovereign, supreme, top, ultimate... Definition: unreasonable Synonyms:...desperate, dire, downright, drastic, egregious, exaggerated, exceptional, excessive, extraordinary, extravagant, fabulous, fanatical... Chairman’s Note: This document was prepared by the “extreme hardware” working group and was received by the entire workshop in plenary session without modification.

Moore's Law...2 years months......clock speed......transistor......performance % %... “The complexity for minimum component costs has increased at a rate of roughly a factor of two per year” rs

Interesting quotes ● No one has taken reversible computing seriously, no significant funding at all. ● Reversible SFQ....interesting combination. ● What do the nano-technologies do to the programming model? ● Should legacy code be considered? ● Successor technologies will likely be evolutionary rather than revolutionary technologies that can use CMOS litho, processes, or investments.

The Future >2020 End of ITRS roadmap Protected by non-traditional technologies (nano-scale, CNT, SFQ, MRAM) Device thermal limit (~70kT) Reversible technology required Quantum Computing

Results ● No issues with CMOS for next 5 years, billion dollar market creates huge momentum and justification to invest in R&D. ● Between 5 and 12 years out, there is some risk in CMOS providing exponential performance gains, but this risk is well mitigated by several classes of promising technologies; nano-scale lithography and architectures, cabon-nano-tube memory, MRAM, and SFQ. Between 15 and 20 years out, device thermal limit creates a floor for classic device architecture, the only known long term solutions past this floor are Reversible logic and Quantum Computing.

Results Group agreed to do two things: 1) Create and complete a matrix of characteristics and metrics for each technology. 2) Architect a toy requirement and implement a solution in each technology, eg a 'contest'.

Technology characteristics and metrics ● Application space ● Technical Risk ● Performance (measured by operations/Joule-sec), for each of: processor interconnect memory OR compute ability ● Market feasibility ● Investment needed to prototype ● Scalability ● Number of Parties Developing ● Programming model

Contest (need more benign word) ● Need a requirement, not an architecture. ● Needs to represent some of the metrics in the previous matrix ● Possibilities discussed: Factoring Simple ALU

Other thoughts ● We need to advertise that the future does not hold 'A' replacement for the transistor, and that future solutions will be heterogeneous. Signs of a heterogeneous solution are already occurring for interconnect and memory solutions. ● Assuming 50% increase in performance every 2- years, we would need an additional 10^3 performance increase to get to Zetta-Flops by 2020.

Other thoughts Technological walls may not be the only problem for US HPC vendors. In 10 years, the capitol investment costs needed will force the reduction of US fabs: Intel, IBM, Freescale, TI, LSI Logic