© Imperial College LondonPage 1 CERC Front End FPGA Development by Osman Zorba 12 May 2004 O. Zorba CALICE 12/05/2004.

Slides:

Advertisements

Similar presentations

18 Bit ADC Status Collaboration meeting May 18, 2007.

Advertisements

Integrated Tests of a High Speed VXS Switch Card and 250 MSPS Flash ADC Hai Dong, Chris Cuevas, Doug Curry, Ed Jastrzembski, Fernando Barbosa, Jeff Wilson,

29 June 2004Paul Dauncey1 ECAL Readout Tests Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P. Dauncey, C. Fry, R. Halsall, M.

4 November 2002Paul Dauncey - CALICE News1 News from CALICE Paul Dauncey Imperial College London.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

The first testing of the CERC and PCB Version II with cosmic rays Catherine Fry Imperial College London CALICE Meeting, CERN 28 th – 29 th June 2004 Prototype.

Molly, Gwyn, Sam, and Eric.  We got the Reflow oven to work- time to test it  Eric wrote MUX code- it compiles  Sam started on little PCB (PIC, connector,

Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.

27 th May 2004Daniel Bowerman1 Dan Bowerman Imperial College 27 th May 2004 Status of the Calice Electromagnetic Calorimeter.

LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group: A. Baird, D. Bowerman,

Target Controller Electronics Upgrade Status P. Smith J. Leaver.

29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)

10 th November 2004Daniel Bowerman1 Dan Bowerman Imperial College Calice Meeting - UCL 10 th November 2004 Electronics Status For the Imperial, Manchester,

C-Card and MMFE using the BNL Peak Finding ASIC (VMM1) Ken Johns, Joel Steinberg, Jason Veatch, Venkat Kaushik (U. Arizona)

Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.

21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.

Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.

Font 4 Review Digital Feedback System BPM Analogue Processor Digital Processor Feather Kicker Power Amplifier Pick up StriplinesKicker StriplinesBeam.

Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.

FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.

AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August

AHCAL electronics. Status and Outlook Peter Göttlicher for the AHCAL developers CALICE meeting UT Arlington, March 11th, 2010.

1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 3 Report Jack Hickish.

ECFA Sep 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For the CALICE-UK electronics group A. Baird, D. Bowerman, P.

© Imperial College LondonPage 1 A voltage controller design and it’s hardware implementation for a DC/AC power converter Xinxin Wang Control and Power.

Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

10 July 2003Matthew Warren - Trigger Module Update1 CALICE ‘FEDROB’ BE-FPGA Trigger Module Update Matthew Warren University College London 10 July 2003.

1 October 2003Paul Dauncey1 Mechanics components will be complete by end of year To assemble ECAL, they need the VFE boards VFE boards require VFE chips.

Tracker Week October CCLRC, Rutherford Appleton Laboratory, Oxon, UK Imperial College, London, UK Brunel University,

5 February 2003Paul Dauncey - Calice Status1 CALICE Status Paul Dauncey Imperial College London For the CALICE-UK groups: Birmingham, Cambridge, Imperial,

23 October 2003Martin Postranecky, UCL CALICE CERC Testing Page 1 PRODUCTION BOARDS TESTING 1)9x PCBs 2)16x SCSI each = 144x Connectors 3)~ 70x SCSI Cables.

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

Software Standard CMS FEC software for the control part We have been advised to look for a shortcut in order to give triggers to the VFAT via the FEC –We.

B. Hall 17 Aug 2000BTeV Front End Readout & LinksPage 1 BTeV Front End Readout & Links.

LCWS Apr 2004Paul Dauncey - CALICE Readout1 CALICE ECAL Readout Status Paul Dauncey For CALICE-UK electronics group: A. Baird, D. Bowerman, P. Dauncey,

Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.

24th October 2003 M. Noy, Imperial College London0 M. Noy FED Project Status.

FEE Electronics progress Mezzanine layout progress FEE64 progress FEE64 initial testing Test mezzanine. A few of the remaining tasks 2nd October 2009.

FEE Electronics progress PCB layout 18th March 2009.

Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory30 July 2001 CMS Tracker FED CMS Tracker System.

Readout of Temperature Monitor with SEABAS ’11 10/12 Y. Takubo (KEK) 1.

1 Status report 2011/8/12 Atsushi Nukariya. 2 Progress ・ FPGA -> Revision is completed. -> Obtained data from front-end chip. ・ Software.

ESDG Mtg 15th April CMS-FED Production FEDv1 Productions Jan 2003 : 2 boards. Working. June 2003 : 3.

1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 4 Report Tuesday 22 nd July 2008 Jack Hickish.

ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.

EMC front-end Electronics

CALICE Readout Board Front End FPGA

Front-end Electronic for a neutrino telescope : a new ASIC SCOTT

FED FE-FPGA Code Development Progress Report

EMC front-end Electronics

Status of the DHCAL DIF Detector InterFace Board

Test Slab Status CALICE ECAL test slab: what is it all about?

CDR Project Summary and Issues

Muon Recording Studies and Progress for the MICE Tracker

CERC Front End FPGA Development Progress Report by Osman Zorba

Assembly order PCB design

   Calorimetry et al.    SUMMARY 12 contributions Tile HCAL

PRODUCTION BOARDS TESTING

UK ECAL Hardware Status

ECAL electronics schedule

CALICE Readout Front End FPGA Development

4Laser RF Diagram.

CC DEVELOPMENT PROGRESS and SCHEDULE

PRODUCTION BOARDS TESTING

I PRO' -.._ r.. f FOLLOW I 0.

FEE Electronics progress

IPhone Noise Cancellation Meeting 2/18 Project group: May1315 Client: Rockwell Collins Advisor: Dr. George Amariucai.

Presentation transcript:

© Imperial College LondonPage 1 CERC Front End FPGA Development by Osman Zorba 12 May 2004 O. Zorba CALICE 12/05/2004

© Imperial College LondonPage 2 Progress Report O. Zorba CALICE 12/05/2004 ISE 6.2 and ChipScope Pro 6.2 licenses arrived during the 1 st week of May. LINKARRAY code has been incorporated (requires testing with CERC board). ADC readout order has been modified to reflect the VFE channels. LM82 I2C code integration has been investigated. (The code can be integrated into the current code with little effort). VFE in-line test board design. DAC Code testing – A number of slightly modified designs have been created to investigate the unexpected behaviour.

© Imperial College LondonPage 3 Future Work O. Zorba CALICE 12/05/2004 Test LINKARRAY code on the CERC board. Investigate and resolve the BUSY signal during the first 12 set of data. Integrate I2C Code. Test different designs for DAC control. Complete the in-line PCB design and manufacture.