Princess Sumaya University

Slides:

Advertisements

Similar presentations

COE 202: Digital Logic Design Memory and Programmable Logic Devices

Advertisements

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.

Random-Access Memory (RAM)

Programmable Logic PAL, PLA.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.

Digital Logic Design Lecture 21. Announcements Homework 7 due on Thursday, 11/13 Recitation quiz on Monday on material from Lectures 21,22.

Chapter 7 Memory and Programmable Logic

Parity. 2 Datasheets TTL:  CMOS: 

Memory and Programmable Logic

MOHD. YAMANI IDRIS/ NOORZAILY MOHAMED NOOR 1 Combinational Circuit – MSI Circuit ENCODER With the aid of K-map (don’t care situation), we can get D 0 =

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.

Example: 7 Segment Displays BA DC\ xxxx 10 11xx Decimal Number Inputs Outputs DCBA abcdefg

ENGIN112 L31: Read Only Memory November 17, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 31 Read Only Memory (ROM)

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 3 – Combinational.

Chapter 5 Internal Memory

ECE 301 – Digital Electronics

CENG 241 Digital Design 1 Lecture 12

ENEE x Digital Logic Design Lecture 20. Announcements Homework 6 due today. Homework 7 up on course webpage, due on 11/13. Recitation quiz on Monday,

CS 151 Digital Systems Design Lecture 31 Read Only Memory (ROM)

Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 13 – Programmable.

Figure to-1 Multiplexer and Switch Analog

Memory and Programmable Logic

Random-Access Memory (RAM)

Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.

Memory and Programmable Logic Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.

Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 6 – Selected Design Topics Part 4 – Programmable.

Logic and Computer Design Dr. Sanjay P. Ahuja, Ph.D. FIS Distinguished Professor of CIS ( ) School of Computing, UNF.

CSET 4650 Field Programmable Logic Devices

Field-programmable logic devices FPLA circuits –Packaged PLA components with a fuse at every diode in both the AND and OR sections, that can be configured.

Memory and Programmable Logic Memory device: Device to which binary information is transferred for storage, and from which information is available for.

CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.

ROM & PLA Digital Logic And Computer Design

Lecture 30 Read Only Memory (ROM)

Digital Design: Principles and Practices

ECE DIGITAL LOGIC DESIGN CHAPTER – VI PART 2 PLA AND MEMORY DEVICES

1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.

Memory and Register. Memory terminology read/write operation volotile/non volatile determine the capacity from input and output timing requirements of.

Memory 10/27/081ECE Lecture. Memory Memory Types Using memory to implement logic functions 10/27/082ECE Lecture.

Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.

EE207: Digital Systems I, Semester I 2003/2004

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.

IC design options PLD (programmable logic device)

Random Access Memory (RAM).  A memory unit stores binary information in groups of bits called words.  The data consists of n lines (for n-bit words).

09 MUX Page 1 ECEn/CS 224 Multiplexers Decoders ROMs (LUTs)

Lecture 6 Complex NMOS VLSI, 2000

Programmable logic devices. CS Digital LogicProgrammable Logic Device2 Outline PLAs PALs ROMs.

Digital Logic Design Lecture # 13 University of Tehran.

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

Binary Parallel Adders

© BYU 09 MUX Page 1 ECEn 224 Multiplexers Decoders ROMs (LUTs)

Programmable Logic Devices

Gunjeet Kaur Dronacharya Group of Institutions. Outline Introduction Random-Access Memory Memory Decoding Error Detection and Correction Programmable.

CENG 241 Digital Design 1 Lecture 13

Memory and Programmable Logic

Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.

Computer Architecture & Operations I

Module IV Memory Organization.

Computer Architecture & Operations I

Electronics Technology

ECE 434 Advanced Digital System L03

CPE/EE 422/522 Advanced Logic Design L02

EE345: Introduction to Microcontrollers Memory

Module IV Memory Organization.

ECE434a Advanced Digital Systems L02

Princess Sumaya University

MICROPROCESSOR MEMORY ORGANIZATION

Presentation transcript:

Design using ROM and PLA EE208: Logic Design Lecture# 13 Design using ROM and PLA Prof. Wahied GHARIEB

Princess Sumaya University 4241 - Digital Logic Design Read Only Memory (ROM) A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the address for memory, and the outputs give the data bits of the stored word that is selected by the address. The number of words in a ROM is determined from the fact that k address input lines are needed to specify 2k words. Number of words Size of word

Princess Sumaya University 4241 - Digital Logic Design Read Only Memory (ROM) Memory Size: 102416

Princess Sumaya University 4241 - Digital Logic Design Read Only Memory (ROM) Consider, for example, a 32  8 ROM. The unit consists of 32 words of 8 bits each.

Read Only Memory (ROM)

Read Only Memory (ROM) Inputs outputs . I4 I3 I2 I1 I0 A7 A6 A5 A4 A3 A2 A1 A0 1 0 1 1 0 1 1 0 0 0 0 0 0

We need a ROM with a size = 8  4 Read Only Memory (ROM) Example 7.1: Design a combinational circuit using a ROM. The circuit accepts a three-bit number and outputs a binary number equal to the square of the input number. We need a ROM with a size = 8  4

Read Only Memory (ROM)

Read Only Memory (ROM) Types of ROM 1) ROM (masking programming during fabrication for embedded systems). Computer BIOS, washing machine, …etc 2) PROM (Programmed using special device used by user). Low cost one time programming (OTP) chip 3) EPROM (Erasable using ultraviolet light for a given period of time and then can be reprogrammed) 4) E2PROM (Electrically erasable like flash memory). It can be used for microcontroller developments

Programmable Logic Devices

Programmable Logic Devices

Programmable Logic Array (PLA) F1=AB\+AC+A\BC\ F2=(AC+BC)\

Example 7.2 :Implement the following two Boolean functions with a PLA: Programmable Logic Array (PLA) Example 7.2 :Implement the following two Boolean functions with a PLA: F1(A, B, C) = (0,1,2,4) F2(A, B, C) = (0,5,6,7) F1 F2 F1= A\B\+A\C\+B\C\ F2= AB+AC+A\B\C\ F1= (AB+AC+BC)\ F2= (A\B+A\C+AB\C\)\

Programmable Logic Array F1= (AB+AC+BC)\ F2= AB+AC+A\B\C\ AB AC BC A\B\C\