TLB project status report Laboratoire Leprince Ringuet LLR Polytechnique IN2P3/CNRS Project manager : P. BUSSON (LLR) Technical manager / designer : T.

Slides:



Advertisements
Similar presentations
On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
Advertisements

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Oppenheimer Technologies Rick King Jonathan Creekmore.
Fabrication & Assembly of Opto-Rx12 Modules for CMS- Preshower S. K. Lalwani Electronics Division Bhabha Atomic Research Centre Mumbai –
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
12/09/2015Sheffield University 1 Target Electronics Recap - Decision has been made to rebuild the target electronics control system so that it is upgraded.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Printed by Topical Workshop on Electronics for Particle Physics TWEPP-08, Naxos, Greece / September 2008 MEZZANINE CARDS FOR.
Maurice Goodrick, Bart Hommels 1 CALICE-UK WP2.2 Slab Data Paths Plan: – emulate multiple VFE chips on long PCBs – study the transmission behaviour.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.
Embedding deserialisation of LHC experimental data inside Field Programmable Gate Array Speaker: T. Romanteau (projet engineering manager) Laboratoire.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Understanding Data Acquisition System for N- XYTER.
Large Area Endplate Prototype for the LC TPC 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes, S.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,
Evaluation of the Optical Link Card for the Phase II Upgrade of TileCal Detector F. Carrió 1, V. Castillo 2, A. Ferrer 2, V. González 1, E. Higón 2, C.
24/10/2015Sheffield University 1 Target Electronics Recap - Decision has been made to rebuild the target electronics control system so that it is upgraded.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.
European DHCAL development European DHCAL development CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY CIEMAT,IPNL,LAL, LAPP,LLR, PROTVINO, SACLAY Status :
ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.
VC707 Evaluation Kit Xilinx Virtex-7 In_0 GTX MHz IDELAY 8B/10B Serilizer 7 0 7IDELAY 0=>K28.5 0=>K28.1 D(15:0) K(1:0) 8B/10B IDELAYCTRL LHC_Clk.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
Electronics Department Amsterdam 5-July-2010 Sander Mos 1 Status and progress of NIK* Logic WPFL - 5 July 2010 Amsterdam * Network Interface Kit.
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
HO / RPC Trigger Links Optical SLB Review E. Hazen, J. Rohlf, S.X. Wu Boston University.
SVD FADC SVD-PXD Göttingen, 25 September 2012
M. Bellato INFN Padova and U. Marconi INFN Bologna
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
LAMB: Hardware & Firmware
Pulsar 2b AMchip05-based Pattern Recognition Mezzanine
Markus Friedl (HEPHY Vienna)
Large Area Endplate Prototype for the LC TPC
CoBo - Different Boundaries & Different Options of
Task T - CMS at LHC Global Calorimeter Trigger
FMC adapter status Luis Miguel Jara Casas 5/09/2017.
TCC-48 project status report
Generic Opto Link Demonstrator
ECAL OD Electronic Workshop 7-8/04/2005
TPC Large Prototype Toward 7 Micromegas modules
Presentation transcript:

TLB project status report Laboratoire Leprince Ringuet LLR Polytechnique IN2P3/CNRS Project manager : P. BUSSON (LLR) Technical manager / designer : T. ROMANTEAU (LLR) M. LOUZIR (LLR), PCB design P. DINANCOURT (LAL), CAO librarian Presented by: J.C. DA SILVA“ECAL-HCAL Interface Working Group” convener

11/7/2011J. Da Silva ECAL-HCAL IWG2 Project goals TLB purpose and requirements “Test Link Board” (TLB), a design study platform for modern serial link oSet up of a CAD design flow for Multi Giga Transceiver (MGT)  Importance of simulations for 4 Gbps to 10 Gbps links  High number of parameters (CTLE, DFE, FFE), optimization needed  Analogue and digital effects modeling in IBIS-AMI models  Design methodology for advanced Signal Integrity (SI) PCB  Allegro constraints manager (Cadence) design basis for PCB routing oApplicable for CMS’s TCCxx upgrade  No software change at a first step : TLB must be plugged on TCCxx cards (SLB like)  Useful for TCCxx/oSLB test bench development Studies for trigger implementation and TCCxx/oSLB test bench o4,8 Gbps base line with a more compact data format for TCCxx upgrade  Use as SLB like, up to 23 bits free in frame can now be used for “real time bunch tag”  For E-Endcap 9 bits trigger vector can be upgraded to 11 bits oTCCxx/oSLB test bench development in charge at LLR  Optical I/O available, take profit as real time survey  Auto align algorithm between TBL card  Spy buffer for TTC command history  Predictable pattern generator for data checking at test bench receiver side

11/7/20113 Architecture for TLB Constraints / Hardware choices Mechanic constraints oTLB must be plugged on a TCC48 card :  used in a 1 slot VMEwidth → low profile components on bottom side of TLB  SFP+ not compatible with TCCxx → TLB’s PCB is extended outside the front pannel of TCCxx cards oLow space available on PCB, three high density connectors for TCCxx plugging oUp to 9 TLB could be plugged on TCC68/TCC48 mother board Electronic constraints, solutions and associated technologies o4,8 Gbps min → 1 FPGA XCVLX6 with 8 GTX MGT serdes (6,6 Gbps max, 2 used) o3,3V level signal on TCCxx side, 2,5V on TLB → buffered level translator oVery low clock jitter for clock of MGT → clock jitter reduction device is used oMono 3,3V power supply source, low noise power supply requested for MGT  Low chip count requested → 2 x LTM4615 devices with low mechanical profile : 2 x DC/DC converters + 1 x LVDO linear regulator per device Architecture choices oEmbed two SFP+ optical transceiver as available reference solution oOne alone, firmware downloaded from a low cost EEPROM solution from Xilinx oJTAG hardware and software reused from TCC48 platform J. Da Silva ECAL-HCAL IWG

11/7/20114 Design methods automation Status of the design CAO based design oNew PCB and schematic symbols were developed at LAL Orsay and LLR oPre layout simulation performed on critical nets to define constraint templates oPCB routing based on constraints previously simulated and/or entering oClock jitter reduction solution tested on a separate testing platform then implemented Firmware code development oVersion “SLB like” purpose, code writing is greatly advanced but not complete oFull VHDL description, attempt to be DO-254 compliant TLB design status (Design started at end of February 2011) oSchematic complete, few update added in accordance with VHDL code development oSignal integrity simulation is in progress oPCB technology and cross section largely discussed with manufacturer  Via in Pad solution adopted to solve implementation of complex power supply system in a low space  Laser via and blind via adopted to solve the high net density and low pin spacing oClass 7, PCB design at LLR not fully completed oAvailable on Q J. Da Silva ECAL-HCAL IWG

Power supply based on 2 x LM4615 oVia in all pad of LM4615 oExternal filtering components oLow noise MGT supply included o2 internal layer power plan oComplex power scheme  3.3V, 2,5V, 1.8V, 1.5V, 1V-VCCINT  1,2V-MGT, 1V-MGT 11/7/20115 PCB routing highlight Power supply detailed view / global view TLB → SLB elongated mechanical format oPower supply system on bottom side (low profile) oJTAG EPROM on bottom side oAll others components on top side  High density “SLB like” connector  Level translator buffer  FPGA  Clock jitter cleaner  Small from factor card cage (SFP+) J. Da Silva ECAL-HCAL IWG