By V. Koutsoumpos, C. Kachris, K. Manolopoulos, A. Belias NESTOR Institute – ICS FORTH Presented by: Kostas Manolopoulos.

Slides:

Advertisements

Similar presentations

By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.

Advertisements

StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.

Zheming CSCE715.  A wireless sensor network (WSN) ◦ Spatially distributed sensors to monitor physical or environmental conditions, and to cooperatively.

Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) SriramGopinath( )

LoopBuster Hardware Loop Detection in Fast Mesh Ethernet Networks Uriel Peled and Tal Kol Guided by Boaz Mizrahi Advised by Gideon Kaempfer Digital Systems.

Customizing Virtual Networks with Partial FPGA Reconfiguration

1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.

An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.

Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Part A Final Presentation.

t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.

1 FPGA Lab School of Electrical Engineering and Computer Science Ohio University, Athens, OH 45701, U.S.A. An Entropy-based Learning Hardware Organization.

Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization.

Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.

Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.

HS/DSL Project Yael GrossmanArik Krantz Implementation and Synthesis of a 3-Port PCI- Express Switch Supervisor: Mony Orbach.

Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.

XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!

Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.

Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.

Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.

Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.

System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.

PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.

Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters

Sven Ubik, Petr Žejdl CESNET TNC2008, Brugges, 19 May 2008 Passive monitoring of 10 Gb/s lines with PC hardware.

Net Optics Confidential and Proprietary 1 iLink Agg.

Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.

© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.

XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Grzegorz Jablonski, Technical University of Lodz, Department of Microelectronics and Computer.

NetFPGA SUME High-performance and high-density networking design.

Traffic Management - OpenFlow Switch on the NetFPGA platform Chun-Jen Chung( ) Sriram Gopinath( )

TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.

RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:

GBT Interface Card for a Linux Computer Carson Teale 1.

SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,

Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.

Micro-Research Finland Oy Components for Integrating Device Controllers for Fast Orbit Feedback Jukka Pietarinen EPICS Collaboration Meeting Knoxville.

1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.

Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.

1 EDK 7.1 Tutorial -- SystemACE and EthernetMAC on Avnet Virtex II pro Development Boards Chia-Tien Dan Lo Department of Computer Science University of.

Floating-Point Divide and Square Root for Efficient FPGA Implementation of Image and Signal Processing Algorithms Xiaojun Wang, Miriam Leeser

1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.

Hot Interconnects TCP-Splitter: A Reconfigurable Hardware Based TCP/IP Flow Monitor David V. Schuehler

Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.

Real-Time Performance Analysis of Adaptive Link Rate Baoke Zhang, Karthikeyan Sabhanatarajan, Ann Gordon-Ross*, Alan D. George* This work was supported.

Lecture 11: FPGA-Based System Design October 18, 2004 ECE 697F Reconfigurable Computing Lecture 11 FPGA-Based System Design.

1 of 20 Smart-NICs: Power Proxying for Reduced Power Consumption in Network Edge Devices Karthikeyan Sabhanatarajan, Ann Gordon-Ross +, Mark Oden, Mukund.

Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.

Accurate And Flexible Flow-Based Monitoring For High-Speed Networks REPORTER: HSUAN-JU LI 2014/12/25 Field Programmable Logic and Applications (FPL), 2013.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Modern FPGA architecture.

Trigger Hardware Development Modular Trigger Processing Architecture Matt Stettler, Magnus Hansen CERN Costas Foudas, Greg Iles, John Jones Imperial College.

1WARFP 2006 NetFPGA Greg Watson Prof. Nick McKeown, Martin Casado High Performance Networking Group Stanford and many Stanford students…

Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the Field Programmable Port Extender John Lockwood and David Taylor Washington University.

17/02/06H-RORCKIP HeidelbergTorsten Alt The new H-RORC H-RORC.

ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.

Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.

The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.

M. Bellato INFN Padova and U. Marconi INFN Bologna

Use of FPGA for dataflow Filippo Costa ALICE O2 CERN

“FPGA shore station demonstrator for KM3NeT”

Head-to-Head Xilinx Virtex-II Pro Altera Stratix 1.5v 130nm copper

Spartan FPGAs مرتضي صاحب الزماني.

Informational Tutorial

RECONFIGURABLE PROCESSING AND AVIONICS SYSTEMS

Emu: Rapid FPGA Prototyping of Network Services in C#

Commodity Flash ADC-FPGA Based Electronics for an

Implementing an OpenFlow Switch on the NetFPGA platform

Visible routers in Visible network

NetFPGA - an open network development platform

Cluster Computers.

Presentation transcript:

by V. Koutsoumpos, C. Kachris, K. Manolopoulos, A. Belias NESTOR Institute – ICS FORTH Presented by: Kostas Manolopoulos

 Advent of high bandwidth networks  remote sensors distributed over large areas send raw data to a single point of acquisition  We propose a data aggregation system for:  Data inspection at network line speeds  Real-time triggers of multiple & diverse sensors  Reconfigurable hardware with programmable flexibility

 Open, multipurpose platform  Provides a complete development tool chain:  Open-source, hardware-accelerated Packet Processing  Modular interfaces arranged in reference pipeline  Extensible platform  Large library of core packet processing functions  Scripts and GUI for simulation and system operation Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

 Implemented with the cooperation of Stanford University and Xilinx.  Low-cost reconfigurable hardware platform optimized for high-speed networking.  Entire data path implemented in hardware  Supports back-to-back packets at full Gigabit line rates.  Processing latency measured in only a few cycles. Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

 Virtex II PRO  Embedded PowerPC – 2x PowerPC cores  Gigabit Ethernet  4 RJ45 ports  Broadcom PHY  PCI  Memory Mapped registers  DMA Packet Transferring Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

 Design a hardware accelerated Network Analyzer  implemented on NetFPGA platform  monitor network traffic  perform traffic filtering  Compare our design to AppMon  AppMon: software application for monitoring network traffic Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

 Both applications tested on same packets, using the same host computer  Implemented protocols  HTTP  BitTorrent  Gnutella  Easily extensible to other protocols Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

 Upon packet arrival at an Ethernet port  perform a content-based inspection  identify the protocol that each packet uses  keep data in a hash table  Deep-packet inspection completed  send the data to host via PCI interface.  GUI at host displays data based on hash table Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

ImplementationThroughput (Mbps) Power (W)Power per BW (W/Gbps) APPMON NetFPGA Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

TypeNumberPercentage Number of Slices % Number of slice FF % Number of 4-input LUT % Number of BRAM2711%  Minimum clock period : 5.51 ns (181 MHz) VLVnT 2011Kostas Manolopoulos – NESTOR Inst.

 Efficient traffic monitoring application  implemented on NetFPGA  supports up to 4Gbps  compared to an existing application as proof of concept  Next step: upscale our design to a throughput of 10Gbps  use the NetFPGA 10G (4 x 10G) Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

Thank you for your attention !! Questions? Kostas Manolopoulos – NESTOR Inst. VLVnT 2011

 Xilinx Virtex – 5  4 SFP+ interfaces  using 16 RocketIO GTX transceivers  4 PHY devices  X8 PCIe slot  20 Configurable GTX serial Transceivers  1Xilinx XC2C256 CPLD Kostas Manolopoulos – NESTOR Inst. VLVnT 2011