REGISTER MANAGEMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 24/11/2011, winter semester 2011 Duration: One semester.

Slides:



Advertisements
Similar presentations
Introduction to the BinX Library eDIKT project team Ted Wen Robert Carroll
Advertisements

Presenter : Shao-Chieh Hou VLSI Design, Automation and Test, VLSI-DAT 2007.
Internal Logic Analyzer Final presentation-part B
Internal Logic Analyzer Final presentation-part A
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
Midterm Project Presentation Bandpass Filter on FPGA Student Vitaly Zakharenko Supervisor Mony Orbach Semester Spring 2007 Duration single semester.
21/4/04 הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל המעבדה למערכות ספרתיות מהירות High Speed Serial Link Traffic Generator & Analyzer Verification.
Generic API Test tool By Moshe Sapir Almog Masika Instructor Zvika Berkovic.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל המעבדה למערכות ספרתיות מהירות High Speed Serial Link Traffic Generator & Analyzer Verification.
Asynchronous Pipelined Ring Interconnection for SoC Final Presentation One semester project, Spring 2005 Supervisor: Nitzan Miron Students: Ziv Zeev Shwaitser.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Mid-Semester Presentation Spring 2005 Network Sniffer.
Presenting: Itai Avron Supervisor: Chen Koren Characterization Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל המעבדה למערכות ספרתיות מהירות High Speed Serial Link Traffic Generator & Analyzer Verification.
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Characterization.
Robotic Arm Controller A VLSI Implementation Team: Justin Hamann & Dave McNamara Team: Justin Hamann & Dave McNamara Advisor: Dr. Vinod Prasad Advisor:
1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.
הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל המעבדה למערכות ספרתיות מהירות High Speed Serial Link Traffic Generator & Analyzer Verification.
OMap By: Haitham Khateeb Yamama Dagash Under Suppervision of: Benny Daon.
Home controlling system based on Galileo Final Semester Presentation Started at: Winter 2015 Project supervised by: Mony Orbach Project performed by: Khalid.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Final Presentation – Part B Dual-semester project
REGISTER MANAGMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 12/11/2012 Duration: Two Semesters Final presentation – Part.
I. Pribela, M. Ivanović Neum, Content Automated assessment Testovid system Test generator Module generators Conclusion.
Final presentation – part B Olga Liberman and Yoav Shvartz Advisor: Moshe Porian April 2013 S YMBOL G ENERATOR 2 semester project.
ECE 545 Project 1 Part IV Key Scheduling Final Integration List of Deliverables.
Presented by : Maya Oren & Chen Feigin Supervisor : Moshe Porian Lab: High Speed Digital System One Semester project – Spring
Team Mason PFDA Contextual Architecture Oliver Rettig Team Leader Process Manager Planning Manager Lazar Crawford Design Manager Implementation Manager.
Firmware based Array Sorter and Matlab testing suite Final Presentation August 2011 Elad Barzilay & Uri Natanzon Supervisor: Moshe Porian.
Programming Project (Last updated: August 31 st /2010) Updates: - All details of project given - Deadline: Part I: September 29 TH 2010 (in class) Part.
VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Final Presentation – Part B Dual-semester project
Generic API Test tool By Moshe Sapir Almog Masika.
LZRW3 Decompressor dual semester project Characterization Presentation Students: Peleg Rosen Tal Czeizler Advisors: Moshe Porian Netanel Yamin
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Electrocardiogram (ECG) application operation – Part B Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
Agilent Technologies Copyright 1999 H7211A+221 v Capture Filters, Logging, and Subnets: Module Objectives Create capture filters that control whether.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Overview of SOIS Electronic Data Sheets (EDS) & Dictionary of Terms (DoT) SOIS APP WG Fall 2012.
FPGA Calculator Core Final Presentation Chen Zukerman Liran Moskovitch Advisor : Moshe Porian Duration: semesterial December 2012.
Project Final Semester A Presentation Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided.
CORE Generator System V3.1i
Software testing techniques Software testing techniques Object-oriented software testing Presentation on the seminar Kaunas University of Technology.
Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Characterization presentation Dual-semester project.
REGISTER MANAGMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 29/1/2012 winter semester 2011 Duration: One semester Middle.
(*) Design (VHDL) (*) Verification (System Verilog) Presented by: Omer Shaked Beeri Schreiber The SPI Project
Part A Final Dor Obstbaum Kami Elbaz Advisor: Moshe Porian August 2012 FPGA S ETTING U SING F LASH.
REGISTER MANAGMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 17/05/13 Duration: Two Semesters Final presentation – Part.
(*) Design (VHDL) (*) Verification (System Verilog) Presented by: Omer Shaked Beeri Schreiber The SPI Project
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S MID PRESENTATION.
Mid presentation Part A Project Netanel Yamin & by: Shahar Zuta Moshe porian Advisor: Dual semester project November 2012.
Lesson 1 1 LESSON 1 l Background information l Introduction to Java Introduction and a Taste of Java.
Silicon Programming--Testing1 Completing a successful project (introduction) Design for testability.
FlowLevel Client, server & elements monitoring and controlling system Message Include End Dial Start.
Mini scope one semester project Project final Presentation Svetlana Gnatyshchak Lior Haiby Advisor: Moshe Porian Febuary 2014.
MPP 4 th March - 1v0 CERN MPP CERN MPP SMP Team 3.
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Menu Navigation Presented by: Tzahi Ezra Advisors: Moshe Porian Netanel Yamin One semester project Project initiation: NOV 2014 PROJECT’S CHARACTERIZATION.
 2002 Prentice Hall. All rights reserved. 1 Introduction to the Visual Studio.NET IDE Outline Introduction Visual Studio.NET Integrated Development Environment.
Software tools for digital LLRF system integration at CERN 04/11/2015 LLRF15, Software tools2 Andy Butterworth Tom Levens, Andrey Pashnin, Anthony Rey.
Internal Logic Analyzer Middle presentation-part A By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Creo Spec-Driven Piping
Creo Spec-Driven Piping
Object-oriented software testing
Supplier Recovery Claim Automation
Software Development Process
Presentation transcript:

REGISTER MANAGEMENT TOOL Preformed by: Liat Honig Nitzan Carmel Supervisor: Moshe Porian Date: 24/11/2011, winter semester 2011 Duration: One semester Characterization presentation

Dress Specifications:  Color: White  Fabric: Lace  Length: Long Different designer - Different dress ! Motivation:

Background Different teams use the register HSID But each team creates their own registers code… WHY?!?

Problems No REUSE ??? ?!? No UNITY Expert VHDL designers needed

Automatically generates registers according to the required specification. The Solution – a Register Management Tool Creates unity in the registers VHD files Enables REUSE Saves money and resources

Manages the registers through the entire project Creates documentation for the components created Leads to an organized – HSID The Solution – a Register Management Tool Alarms in case of incorrect input

General Description Block Local Bus Chip data I/O Register access Register Block

Project Goals o Determine and characterize a local bus for communication with all the register slave blocks. o Generic Implementation that allows reuse in multiple projects. o Encapsulation of implementation, which will be hidden from the user.

Project Specifications 1. Writing a GUI interface through which the user will determine a variety of attributes. Gui Demonstration Gui Demonstration

Project Specifications 1. Writing a GUI interface through which the user will determine a variety of attributes. 2. Interactivity - The tool will provide feedback for user errors end will provide a summary output. Gui Demonstration Gui Demonstration

Project Specifications 1. Writing a GUI interface through which the user will determine a variety of attributes. Gui Demonstration Gui Demonstration 3. VHDL: VHD files 1 Local Bus Master 2 Simulation Environment 3 2. Interactivity - The tool will provide feedback for user errors end will provide a summary output.

Project Specifications 1. Writing a GUI interface through which the user will determine a variety of attributes. 4. No special license will be needed to operate the tool, an EXE file will be given to the user. Gui Demonstration Gui Demonstration 3. VHDL: VHD files 1 Local Bus Master 2 Simulation Environment 3 2. Interactivity - The tool will provide feedback for user errors end will provide a summary output.

Project Steps 1.Determine the implementation platform of the user interface and data processing: Excel/MATLAB/C++/C#/JAVA. 2. Full characterization of the tool capabilities. 3. Implementing the GUI. 4.Learning the working environment (Wishbone protocol, advanced VHDL coding, MODELSIM simulation environment). 5. VHDL automation design. 6. MODELSIM and MATLAB Simulations. In process

Schedule

Choosing a name…. Register Management Tool More ideas? Auto Register Code Generator

The End

GUI example (1)

GUI example (2)

GUI example (3) BLOCK #1

GUI example (4) BLOCK #1

GUI example (5) REG #1

GUI example (6) REG #1

Back to Presentation