ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL.

Slides:

Advertisements

Similar presentations

VHDL in digital circuit synthesis (tutorial) dr inż. Miron Kłosowski EA 309

Advertisements

Digital Logic with VHDL EE 230 Digital Systems Fall 2006 (10/17/2006)

1 Lecture 13 VHDL 3/16/09. 2 VHDL VHDL is a hardware description language. The behavior of a digital system can be described (specified) by writing a.

Arbitrary Waveform Discussion 5.5 Example 34.

1 VLSI DESIGN USING VHDL Part II A workshop by Dr. Junaid Ahmed Zubairi.

Ring Counter Discussion D5.3 Example 32. Ring Counter if rising_edge(CLK) then for i in 0 to 2 loop s(i)

Adder Discussion D6.2 Example 17. s i = c i ^ (a i ^ b i ) c i+1 = a i * b i + c i * (a i ^ b i ) Full Adder (Appendix I)

Top-level VHDL Designs

Generic Multiplexers: Parameters Discussion D2.5 Example 8.

Digilent Spartan 3 Board Lecture L2.2

Structural VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T3: ALU Design.

Introduction to VHDL Multiplexers. Introduction to VHDL VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language.

Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.

Digilab 7-Segment Displays Lab 4. selyInstruction name “000”true if b = a false otherwise = “001”true if b /= a false otherwise “010”true if b < a.

Digilent Spartan 3 Board Discussion D3.3

7-Segment Displays Digilent Spartan 3 Board Discussion DS-4.2.

Introduction to VHDL Multiplexers Discussion D1.1.

7-Segment Displays VHDL Tutorial R. E. Haskell and D. M. Hanna T4: Xilinx LogiBLOX.

Code Converters Section 3-4 Mano & Kime.

CSET 4650 Field Programmable Logic Devices Dan Solarek VHDL Behavioral & Structural.

ECE 448: Spring 12 Lab 4 – Part 2 Finite State Machines Basys2 FPGA Board.

ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.

LAB 9 Finite State Machine (FSM) Ui Luu Glendale Community College Bassam Matar Chandler-Gilbert Community College.

ENG241/ Lab #41 ENG2410 Digital Design LAB #4 Design of Combinational Logic “The Trip Genie”

Digital Arithmetic and Arithmetic Circuits

DSD,USIT,GGSIPU1 Entity declaration –describes the input/output ports of a module entity reg4 is port ( d0, d1, d2, d3, en, clk : in std_logic; q0, q1,

Figure 5.1 Conversion from decimal to binary. Table 5.1 Numbers in different systems.

A VHDL Tutorial ENG2410. ENG241/VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description language. –How to describe.

ENG241 Digital Design Week #4 Combinational Logic Design.

ENG2410 Digital Design LAB #8 LAB #8 Data Path Design.

ASIC 121: Practical VHDL Digital Design for FPGAs Tutorial 1 September 27, 2006.

FPGA Design Flow Based on Using Seven-Segment Displays,

ENG2410 Digital Design LAB #6 LAB #6 Sequential Logic Design (Flip Flops)

ECE 448: Spring 11 Lab 3 Part 1 Sequential Logic for Synthesis.

Carry look ahead adder P (I) = a(I) xor b(I); G(I) = a(I) and b(I); S(I) = p(I) xor c(I); Carry(I+1) = c(I)p(I) + g(I)

Digital Systems Design VHDL simulation of a 3 – Bit Binary Decoder with Enable by Marc A. Mackey.

Reaction Timer Project

ECE 332 Digital Electronics and Logic Design Lab Lab 6 Concurrent Statements & Adders.

ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)

Introduction to FPGA Tools

4-to-1 Multiplexer: Module Instantiation Discussion D2.2 Example 5.

2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D

Digital System Projects

CS/EE 3700 : Fundamentals of Digital System Design

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Number Representation and Arithmetic Circuits

ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and ISim. Using Seven-Segment Displays, Buttons, and Switches.

ECE 448 Lab 3 FPGA Design Flow Based on Xilinx ISE and Isim. Using Seven-Segment Displays, Buttons, and Switches.

1 Computer Architecture & Assembly Language Spring 2009 Dr. Richard Spillman Lecture 11 – ALU Design.

LAB #5 Modular Design and Hierarchy using VHDL

Combinational logic circuit

LAB #6 Sequential Logic Design (Flip Flops, Shift Registers)

LAB #3 Design of Combinational Logic “The Trip Genie”

LAB #4 Xilinix ISE Foundation Tools VHDL Design Entry “A Tutorial”

Describing Combinational Logic Using Processes

ENG6530 Reconfigurable Computing Systems

Combinational Circuits Using VHDL

LIBRARY IEEE; Include Libraries for standard logic data types USE IEEE.STD_LOGIC_1164.ALL; -- Entity name normally the same as file name.

LIBRARY IEEE; Include Libraries for standard logic data types USE IEEE.STD_LOGIC_1164.ALL; -- Entity name normally the same as file name.

ECE 331 – Digital System Design

Getting Started with Vivado

VHDL (VHSIC Hardware Description Language)

VHDL Structural Architecture

Chapter 5 – Number Representation and Arithmetic Circuits

ECE 331 – Digital System Design

Modeling of Circuits with a Regular Structure

Four Bit Adder Sum A Cin B Cout 10/9/2007 DSD,USIT,GGSIPU.

4-Input Gates VHDL for Loops

디 지 털 시 스 템 설 계 UP2 Kit를 이용한 카운터 설계

Digital Logic with VHDL

Presentation transcript:

ENG2410 Digital Design LAB #5 Modular Design and Hierarchy using VHDL

ENG241/ Lab #52 Lab Objectives  Understand the concept of modular design.  Study the modular design flow using VHDL.  Design adder/subtractor using modular design.  Design a 7-segments decoder for 7-segment display.  Integrate the adder/subtractor and the 7- segment in one unit.

ENG241/ Lab #53 Adder/Subtractor  Design 4 bit adder/subtractor. Design 1-bit Full Adder Design 1-bit Full Adder The Full Adder is used to design 1-bit adder/subtractor. The Full Adder is used to design 1-bit adder/subtractor. Using four 1-bit adder/subtractor to build the four bit adder/subtractor. Using four 1-bit adder/subtractor to build the four bit adder/subtractor.

ENG241/ Lab #54 4 Bit Adder/Subtractor

ENG241/ Lab #55 7-Segments Display  7 LEDs form the display.  Used to display numerical values.  Some 7-Seg. Include extra LED for dots.

ENG241/ Lab #56 7-Segment Decoder  Take Binary number as Inputs.  Generate the required bit string that display the numerical value on a 7-Seg Display.

ENG241/ Lab #57 7-Segments on NEXYS 3 Board  Four 7-Segments Displays Exist.  The have common input.  Transistors are connected to the Anode to select the required display.  It is Active Low.

ENG241/ Lab #58 Complete System  Integrate the Adder/Subtractor and 7-Segments Decoder to form the complete system.  Use the slide switches for data input.

ENG241/ Lab #59 Sample Modular Design in VHDL library IEEE; use IEEE.STD_LOGIC_1164.ALL; -- This Code define XOR module entity xor_2 is port ( a,b : in std_logic; f : out std_logic); f : out std_logic); end xor_2; architecture dataflow of xor_2 is begin f <= a xor b; end dataflow; end dataflow;

ENG241/ Lab #510 Sample Modular Design in VHDL Cont. library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity parity_4 is port ( data : in std_logic_vector (3 downto 0); p : out std_logic); p : out std_logic); end parity_4; architecture structured of parity_4 is signal p_i : std_logic_vector (2 downto 0);--Signal Declaration component xor_2--Component Declaration port ( a,b : in std_logic; f : out std_logic); f : out std_logic); end component; begin u1: xor_2 port map (data(0), data(1),p_i(0)); u2: xor_2 port map (p_i(0),data(2),p_i(1)); u3: xor_2 port map (f=>p_i(2),a=>data(3),b=>p_i(1)); p <= p_i(2); end structured;

ENG241/ Lab #511 UCF File //Slide switches NET SW0 LOC = P126; NET SW1 LOC = P129; NET SW2 LOC = P133; NET SW3 LOC = P135; NET SW4 LOC = P138; NET SW5 LOC = P140; NET SW6 LOC = P145; NET SW7 LOC = P147; // Pushbutton switches NET BTNS LOC = P149; NET BTNU LOC = P150; NET BTNL LOC = P151; NET BTND LOC = P152; NET BTNR LOC = P178; // 7seg digit segments NET CA LOC = T17; NET CB LOC = T18; NET CC LOC = U17; NET CD LOC = U18; NET CE LOC = M14; NET CF LOC = N14; NET CG LOC = L14; NET DP LOC = M13; // 7seg selector transistors NET AN0 LOC = N16; NET AN1 LOC = N15; NET AN2 LOC = P18; NET AN3 LOC = P17;

Academic Misconduct  Reports and demos are submitted as a group, but it is a SINGLE group effort  You may talk with other groups but sharing codes or reports is NOT ALLOWED  Copying reports from previous years is also NOT ALLOWED  If we find copying we are REQUIRED to report it