May 17, 20002 At Speed Production Testing of USB2.0 480+Mb/s Transceivers Dave Thompson Lucent Technologies.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Advertisements

May 8, High Speed Electrical Testing Jim Choate Intel Corporation.
May 17, Electrical Detail Marq Kole Royal Philips Electronics Jon Lueker Intel Corporation.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Lecture 3 Mixed Signal Testing
May 16, USB 2.0 Compliance And Tools Kosta Koeman Software Engineer Intel Architecture Labs Intel.
May 9, 2001.
E-link IP for FE ASICs VFAT3/GdSP ASIC design meeting 19/07/2011.
Seismic Octave Programming for Analog/Digital Converters Michael W. Siekman Electrical and Computer Engineering Senior Capstone Design Project 2007 Advisor:
Introspect ESP for GHz Probe Cards. What is Introspect ESP? Introspect ESP Software Host PC  Real-time signal integrity analyzer for FPGA systems  Turns.
Universal Verification Methodology (UVM) Benefits Mustafa Khairallah Boost Valley Boost Valley Consulting 1.
May 17, Track 1 May 17, USB Bus Analyzers Brian Leete
Agilent Technologies N5416A Automated USB 2
Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.
High speed digital systems Project Status D0913 Avital Katz Elad Yaniv D0913 Avital Katz Elad Yaniv.
May 8, Peripheral Design Options For USB 2.0 Solutions Dave Thompson Manager of High Speed I/O Development Agere Systems,
October 11, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Haoran Duan - Agilent Technologies.
May 17, Platform Design Considerations Jim Choate Intel Corporation.
Worst-Case Timing Jitter and Amplitude Noise in Differential Signaling Wei Yao, Yiyu Shi, Lei He, Sudhakar Pamarti, and Yu Hu Electrical Engineering Dept.,
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
May 17, Design Option Trade-Offs w Transceiver Design - Dr. Zong Liang Wu, Philips.
Mentor.com/embedded Colin Walls USB 3.0: An Introduction for Embedded Software Developers.
October 11, Platform Design Considerations Jim Choate Intel Corporation.
Janusz Rajski Nilanjan Mukherjee Mentor Graphics Corporation Janusz Rajski Nilanjan Mukherjee Mentor Graphics Corporation.
May 17, USB 2.0 Transceiver Macrocell Steve McGowan - Intel Corporation Clarence Lewis - Texas Instruments Steve McGowan - Intel Corporation Clarence.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
1 DAQ Update. 2 DAQ Status DAQ was running successfully and stably in ’07 beam time Trigger bus scheme has proven to be very flexible – Added additional.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
May 8, USB 2.0 Electrical Overview Jon Lueker Intel Corporation.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
IEEE08/NSS R. Kass N Radiation-Hard/High-Speed Data Transmission Using Optical Links W. Fernando, K.K. Gan, A. Law, H.P. Kagan, R.D. Kass, J. Moore,
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.
A Quad-Channel 3.125Gb/s/ch Serial-Link Transceiver with Mixed-Mode Adaptive Equalizer in 0.18µm CMOS Authors : Jeongsik Yang, Jinwook Kim, Sangjin Byun,
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPaper #15 1 Hongshin Jun, Bill Eklow 9/15/2010 BTW10, Fort Collins, CO PCC - Programmable.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
X-ray data acquisition systems for Airport Security J M Homer Electron Tubes Ltd.
1 ITRS Design TWG Test Column Draft 1 Feb. 4, 2001.
1 WP3 Progress towards objectives 27/10/ WP3.1 Communications equipment for trials The objectives of this work package are: to configure existing.
SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS
1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.
A 2-GHz Direct Sampling ΔΣ Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL T. Chalvatzis 1, T. O. Dickson 1,2 and S. P. Voinigescu 1 1 University.
AWG5000 Series Arbitrary Waveform Generator Fact Sheet Industry-best mixed signal stimulus for complex measurement challenges Featuring:  1.2 GS/s and.
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers Serial optical data transmission provides a solution to High Energy Physics.
Copyright © SEL 2012 A Comparison of Different Signal Selection Options and Signal Processing Techniques for Subsynchronous Resonance Detection Yu Xia,
May 16, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Tod Dickson University of Toronto June 9, 2005
CONFIDENTIAL Page 1 MICRF505 Summary u Smaller: l Very High Level of Integration l 5x5mm MLF-32 Package u Easier: l Fewer External Components To Select.
May 8, USB 2.0 Signal Protocols Jon Lueker Intel Corporation.
Introduction to RS485 Author: Zhu Tao Date:
October 10, USB 2.0 Compliance Program Overview Dan Froelich Intel.
Timothy O. Dickson and Sorin P. Voinigescu Edward S. Rogers, Sr. Dept of Electrical and Computer Engineering University of Toronto CSICS November 15, 2006.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Adam Marmbrant Samuel Silverstein Stockholm University Link Test Status.
© 2001 By Default! A Free sample background from Slide 1 Optical Ethernet Design Receiver Group G1 David Gewertz Ryan Baldwin.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
A 3-V Fully Differential Distributed Limiting Driver for 40 Gb/s Optical Transmission Systems D.S. McPherson, F. Pera, M. Tazlauanu, S.P. Voinigescu Quake.
ILab Proposal Presentation Nana Kim EE 496 September 22, 2007.
Status and Plans for Xilinx Development
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
PSCAD models.
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
Cypress PSoC 3 vs. TI UCD90160 Power Supervision Applications
Stefan Ritt Paul Scherrer Institute, Switzerland
Presentation transcript:

May 17, At Speed Production Testing of USB Mb/s Transceivers Dave Thompson Lucent Technologies

May 17, Outline w Signal Characteristics w Characterization & Production Tests w Test System Capabilities w Special Test modes & hardware w Summary

May 17, Signal Characteristics w Very low differential signal swings – mV w High speed serial data rate – 480Mb/s w Speed signaling – Detection of FS; LS; HS(CHIRP) w Other Challenges – Jitter; Termination; Suspend/resume

May 17, USB2.0 HS Signal Example 480Mb/sec At-Speed Package Test

May 17, Characterization Tests w Jitter testing w At speed signal integrity w Rise/fall time measurements w Suspend current measurement w Dynamic current measurement w Squelch level measurement

May 17, Characterization Test: USB2.0 Data Eye

May 17, Typical Production Tests w Fault coverage testing w At speed functional testing w DC parametric testing w Speed detection testing w Suspend/resume testing w IDDQ testing

May 17, Test System Capabilities w Test system concerns: – Generate accurate waveforms < 800mV – Accurately receive signals < 800mV – Measure the “z” state – 480Mb/s data rates – Detection of FS; LS; HS(CHIRP) – Jitter; Termination; Suspend/resume u HP F330 jitter test not adequate

May 17, Special Test: Modes & Hardware w Several on-chip test modes – IDDQ – PLL bypass – Suspend/Resume test mode – DFT reduces USB2 test complexities u For example, speed signaling

May 17, Special Test: PLL Bypass Mode

May 17, Special Test: Modes & Hardware w Utilize an HP F330 w Test system modifications: – Used paired drivers/comparators – Implemented fly-by; vt-divider – 4X mode for 400MB/s(Joergware)

May 17, Special Test: Clock/Data Recovery

May 17, Test Complexity Comparison: USB2.0 & 1394 Test Type EasierSameHarder At-Speed-BypassX At-Speed-Non Bypass X DC Parametric X Suspend/ResumeX IDDQX

May 17, At Speed Production Testing of USB Mb/s Transceivers w Standard Digital Test System w Custom Daughter Card not Required w Typical production test equipment can test 480Mb/s components, for example: – Lucent’s USB2 Transceiver Test Chip Summary