Han Liu Supervisor: Seok-Bum Ko Electrical & Computer Engineering Department 2010-Feb-2.

Slides:

Advertisements

Similar presentations

FPGA (Field Programmable Gate Array)

Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

1/48 ENERGY OPTIMIZATION TECHNIQUES: FPGA GLITCH REDUCTION Patrick Cooke and Elizabeth Graham.

June 6, Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits Tomasz S. Czajkowski and Stephen D. Brown Department of Electrical.

University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.

FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.

Architecture Design Methodology. 2 The effects of architecture design on metrics:  Area (cost)  Performance  Power Target market:  A set of application.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.

8/18/05ELEC / Lecture 11 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Yu Hu1, Satyaki Das2 Steve Trimberger2, and Lei He1

The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays The Memory/Logic Interface in FPGA’s with Large Embedded Memory Arrays Steven J.

 2000 M. CiesielskiPTL Synthesis1 Synthesis for Pass Transistor Logic Maciej Ciesielski Dept. of Electrical & Computer Engineering University of Massachusetts,

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

156 / MAPLD 2005 Rollins 1 Reducing Energy in FPGA Multipliers Through Glitch Reduction Nathan Rollins and Michael J. Wirthlin Department of Electrical.

Chapter 2: Fundamentals of Digital Electronics Dr Mohamed Menacer Taibah University

An automatic tool flow for the combined implementation of multi-mode circuits Brahim Al Farisi, Karel Bruneel, João Cardoso, Dirk Stroobandt.

Power Reduction for FPGA using Multiple Vdd/Vth

Shashi Kumar 1 Logic Synthesis: Course Introduction Shashi Kumar Embedded System Group Department of Electronics and Computer Engineering Jönköping Univ.

POWER-DRIVEN MAPPING K-LUT-BASED FPGA CIRCUITS I. Bucur, N. Cupcea, C. Stefanescu, A. Surpateanu Computer Science and Engineering Department, University.

CAD for Physical Design of VLSI Circuits

LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.

FPGA Run-time Reconfigurable Placement Presentation by Brian Leonard Clemson University 2003 SURE REU Program Advisor: Ron Sass.

Enhancing FPGA Performance for Arithmetic Circuits Philip Brisk 1 Ajay K. Verma 1 Paolo Ienne 1 Hadi Parandeh-Afshar 1,2 1 2 University of Tehran Department.

ECE 465 Introduction to CPLDs and FPGAs Shantanu Dutt ECE Dept. University of Illinois at Chicago Acknowledgement: Extracted from lecture notes of Dr.

Abhishek Pandey Reconfigurable Computing ECE 506.

Han Liu Supervisor: Seok-Bum Ko Electrical & Computer Engineering Department 2010-Feb-23.

1 Extending Atmel FPGA Flow Nikos Andrikos TEC-EDM, ESTEC, ESA, Netherlands DAUIN, Politecnico di Torino, Italy NPI Final Presentation 25 January 2013.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

J. Christiansen, CERN - EP/MIC

Group No 5 1.Muhammad Talha Islam 2.Karim Akhter 3.Muhammad Arif 4.Muhammad Umer Khalid.

Mapping Logic to Reconfigurable FPGA Routing Karel Heyse Karel Bruneel and Dirk Stroobandt 1 FACULTY OF ENGINEERING AND ARCHITECTURE.

A Routing Approach to Reduce Glitches in Low Power FPGAs Quang Dinh, Deming Chen, Martin D. F. Wong Department of Electrical and Computer Engineering University.

Reconfigurable Computing Using Content Addressable Memory (CAM) for Improved Performance and Resource Usage Group Members: Anderson Raid Marie Beltrao.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

Radix-2 2 Based Low Power Reconfigurable FFT Processor Presented by Cheng-Chien Wu, Master Student of CSIE,CCU 1 Author: Gin-Der Wu and Yi-Ming Liu Department.

Datta1 Routing for Reliability in Molecular Diode-based Programmable Nanofabrics Kushal Datta, Arindam Mukherjee and Arun Ravindran Department of Electrical.

Background Motivation Implementation Conclusion 2.

Jun Seomun, Insup Shin, Youngsoo Shin Dept. of Electrical Engineering, KAIST DAC’ 10.

EE5970 Computer Engineering Seminar Spring 2012 Michigan Technological University Based on: A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.

ATS Exploiting Free LUT Entries to Mitigate Soft Errors in SRAM- based FPGAs Keheng Huang, Yu Hu, Xiaowei Li Institute of Computing Technology Chinese.

Han Liu Supervisor: Seok-Bum Ko Electrical & Computer Engineering Department 2010-Mar-9.

1 Synthesizing Datapath Circuits for FPGAs With Emphasis on Area Minimization Andy Ye, David Lewis, Jonathan Rose Department of Electrical and Computer.

WARP PROCESSORS ROMAN LYSECKY GREG STITT FRANK VAHID Presented by: Xin Guan Mar. 17, 2010.

A Design Flow for Optimal Circuit Design Using Resource and Timing Estimation Farnaz Gharibian and Kenneth B. Kent {f.gharibian, unb.ca Faculty.

Architecture and algorithm for synthesizable embedded programmable logic core Noha Kafafi, Kimberly Bozman, Steven J. E. Wilton 2003 Field programmable.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

CORDIC Based 64-Point Radix-2 FFT Processor

1 Architecture of Datapath- oriented Coarse-grain Logic and Routing for FPGAs Andy Ye, Jonathan Rose, David Lewis Department of Electrical and Computer.

Fault-Tolerant Resynthesis for Dual-Output LUTs Roy Lee 1, Yu Hu 1, Rupak Majumdar 2, Lei He 1 and Minming Li 3 1 Electrical Engineering Dept., UCLA 2.

A New Logic Synthesis, ExorBDS

IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-based FPGAs

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

Electronics for Physicists

FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM

Incremental Placement Algorithm for Field Programmable Gate Arrays

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

Autonomously Adaptive Computing: Coping with Scalability, Reliability, and Dynamism in Future Generations of Computing Roman Lysecky Department of Electrical.

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

FPGA Glitch Power Analysis and Reduction

Electronics for Physicists

Off-path Leakage Power Aware Routing for SRAM-based FPGAs

Kejia Li, Yang Fu University of Virginia

Measuring the Gap between FPGAs and ASICs

CS 140L Lecture 1 Professor CK Cheng 10/2/02.

Presentation transcript:

Han Liu Supervisor: Seok-Bum Ko Electrical & Computer Engineering Department 2010-Feb-2

Outline Information of literature Background FPGA Design Flow Logic Synthesis Binary Decision Diagram (BDD) Power-Aware Logic Synthesis Comparison Conclusion 2

Information of literature Power-Aware FPGA Logic Synthesis Using Binary Decision Diagrams Kevin Oo Tinmaung, David Howland, and Russell Tessier February 2007 FPGA '07: Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays 3

Background Performance-oriented Design Flow Low Power High Speed Methods to achieve these goals Materials (Si,Ge have different threshold) Devices (xMOS, FET, Bipolar) Place and Route (longer route means larger delay) Synthesis Algorithm System Design (SW/HW partition) 4

FPGA Design Flow Behavioral synthesis RTL synthesis Logic synthesis HDL RTL Boolean Circuit Placement Routing Final Chip 5

Logic Synthesis Optimization Boolean Function Mapping Circuit base on LUT Timing-Aware Area-Aware Power-Aware 6

Binary Decision Diagram 1/2 F=ab+cd a b c d 10 a b c d 10 Variables could be reordered. 7

Binary Decision Diagram 2/2 a b c d 10 F=ab+cdG=ab a b 10 H=cd c d 10 F=G+H G H 10 8

Power-Aware Logic Synthesis 1/2 9 (1 ) (2) Transition Density (D): the average number of transitions per unit time. Static Probability (P): the probability of the signal being high for a certain time period. Lower switching activity means lower dynamic power and lower short circuit power

Power-Aware Logic Synthesis 2/2 10 D (G) = P (G/a) *D (a) + P (G/b) *D (b) = P (b ⊕ 0) * D (a) + P (a ⊕ 0) * D (b) = P (b) *D (a) + P (a) *D (b) = 0.5* *0.6 = 0.55 P (G) = P (a=1,b=1) = P (a) *P (b) = 0.5*0.5 = 0.25

Comparison SIS Flow (Berkeley)Power-Aware BDD Flow LUTsMax Delay (nS) 50MHz (nJ) LUTsMax Delay (nS) 50MHz (nJ) Average Power Consumption on benchmarks (111%) 1.20 (87%) 11

Conclusion Power-aware BDD based Synthesis Algorithm could reduce power consumption. Power-aware BDD based Synthesis Algorithm may cause increase timing delay. Proposed method could be useful in low power design. 12

Question Thanks! 13