CPU Benyovszky Máté. Bevezetés Szubjektív témák Horizontális kitekintés – Aktualitások, újdonságok – Nem sok történelem Itt képek - doksiban linkek főleg.

Slides:

Advertisements

Similar presentations

Advertisements

1/1/ / faculty of Electrical Engineering eindhoven university of technology Speeding it up Part 3: Out-Of-Order and SuperScalar execution dr.ir. A.C. Verschueren.

EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.

4. Shared Memory Parallel Architectures 4.4. Multicore Architectures

Today’s topics Single processors and the Memory Hierarchy

Register Renaming & Value Prediction. Overview ► Need for Post-RISC ► Register Renaming vs. Allocation Strategies ► How to compile for Post-RISC machines.

Computer Architecture and Data Manipulation Chapter 3.

The Evolution of RISC A Three Party Rivalry By Jenny Mitchell CS147 Fall 2003 Dr. Lee.

Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 4: Computer Performance.

Superscalar Processors (Pictured above is the DEC Alpha 21064) Presented by Jeffery Aguiar.

CSCE101 – 4.2, 4.3 October 17, Power Supply Surge Protector –protects from power spikes which ruin hardware. Voltage Regulator – protects from insufficient.

Top500: Red Storm An abstract. Matt Baumert 04/22/2008.

RISC. Rational Behind RISC Few of the complex instructions were used –data movement – 45% –ALU ops – 25% –branching – 30% Cheaper memory VLSI technology.

The AMD and Intel Architectures COMP Jamie Curtis.

Computer Organization and Assembly language

Lect 13-1 Lect 13: and Pentium. Lect Microprocessor Family  Microprocessor  Introduced in 1989  High Integration  On-chip 8K.

Processor Organization and Architecture

Computer performance.

COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Expected Course Outcome #Course OutcomeCoverage 1Explain the concepts that underlie modern.

Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?

Basic Microcomputer Design. Inside the CPU Registers – storage locations Control Unit (CU) – coordinates the sequencing of steps involved in executing.

Different CPUs CLICK THE SPINNING COMPUTER TO MOVE ON.

Computer Architecture Introduction Lynn Choi Korea University.

Company LOGO High Performance Processors Miguel J. González Blanco Miguel A. Padilla Puig Felix Rivera Rivas.

Chapter 2 The CPU and the Main Board  2.1 Components of the CPU 2.1 Components of the CPU 2.1 Components of the CPU  2.2Performance and Instruction Sets.

Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.

Lecture 1 ECE Spring 2000 ECE 291 Spring 2000 Lecture 1: Microprocessor Evolution & Organization Constantine D. Polychronopoulos Professor, ECE.

The Central Processing Unit

High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.

RISC Architecture RISC vs CISC Sherwin Chan.

Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?

Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.

Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.

Introduction.  This course is all about how computers work  But what do we mean by a computer?  Different types: desktop, servers, embedded devices.

André Seznec Caps Team IRISA/INRIA 1 High Performance Microprocessors André Seznec IRISA/INRIA

Computer Architecture Introduction Lynn Choi Korea University.

E X C E E D I N G E X P E C T A T I O N S L3-CPU IS 4490 N-Tier Client/Server Architectures Dr. Hoganson Kennesaw State University Layer 3 - CPU CPU has.

Pentium Architecture Arithmetic/Logic Units (ALUs) : – There are two parallel integer instruction pipelines: u-pipeline and v-pipeline – The u-pipeline.

RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.

Parallel Computers Today Oak Ridge / Cray Jaguar > 1.75 PFLOPS Two Nvidia 8800 GPUs > 1 TFLOPS Intel 80- core chip > 1 TFLOPS  TFLOPS = floating.

Lecture 1: Introduction CprE 585 Advanced Computer Architecture, Fall 2004 Zhao Zhang.

Lecture 3 Dr. Muhammad Ayaz Computer Organization and Assembly Language. (CSC-210)

Processor Performance & Parallelism Yashwant Malaiya Colorado State University With some PH stuff.

Computational Methods in Astrophysics ASTR 5210 Dr Rob Thacker (AT319E)

Lecture 3 (Microprocessor) Dr. Muhammad Ayaz Computer Organization and Assembly Language. (CSC-210)

Multi-Core CPUs Matt Kuehn. Roadmap ► Intel vs AMD ► Early multi-core processors ► Threads vs Physical Cores ► Multithreading and Multi-core processing.

ALPHA 21164PC. Alpha 21164PC High-performance alternative to a Windows NT Personal Computer.

Pentium 4 Deeply pipelined processor supporting multiple issue with speculation and multi-threading 2004 version: 31 clock cycles from fetch to retire,

Guide to Operating Systems, 5th Edition

Itanium® 2 Processor Architecture

Visit for more Learning Resources

CIT 668: System Architecture

Lynn Choi School of Electrical Engineering

Guide to Operating Systems, 5th Edition

Architecture & Organization 1

32nd TOP500 List SC08, Austin, TX.

Multi-Core Computing Osama Awwad Department of Computer Science

عمارة الحاسب.

Central Processing Unit

Vishwani D. Agrawal James J. Danaher Professor

Technology and Historical Perspective: A peek of the microprocessor Evolution 11/14/2018 cpeg323\Topic1a.ppt.

Architecture & Organization 1

Central Processing Unit

Vishwani D. Agrawal James J. Danaher Professor

What is Computer Architecture?

8 – Simultaneous Multithreading

Course Outline for Computer Architecture

Lecture 3 (Microprocessor)

IA-64 Vincent D. Capaccio.

Presentation transcript:

CPU Benyovszky Máté

Bevezetés Szubjektív témák Horizontális kitekintés – Aktualitások, újdonságok – Nem sok történelem Itt képek - doksiban linkek főleg

Tartalom Alapfogalmak Arcitektúrák – Sparc (Sun), Power (IBM), IA-64 (Intel) – X86 (Intel, AMD) Sebesség TOP 500

United Units ALU (Arithmetic and Logic Unit) FPU (Floating Point Unit) Registers Control Execution Memory, Cache, IO

Simple 2 bit ALU

Flynn’s Taxonomy Flynn's taxonomy Single Instruction Multiple Instruction Single Data SISDMISD Multiple Data SIMDMIMD

Momentumok Instruction Set (RISC, VLIW, CISC, ZISC) Pipeline OoO Branch Prediction / Specultative Execution Hypervisor (virtual machine monitor) Multithreading

Superscalar

DEC Alpha

Sun UltraSPARC IV

Sun UltraSPARC Core

UltraSPARC T2 layout

Sun Rock Jonathan kérdez: – Being a professor of the obvious, my first question was - how many pins are on the back? (Answer: nearly 50 on a side, or 2395 pins). Care to guess how many are used for signal (or functionality) vs. power/ground? – Answer are used for 'signal' (or real work), and 1514 are used for power/ground (the remainder are unconnected).

‘n’Roll

POWER6

MCM

Itanuim 2

Itanium 2

EPIC

Tukwila

Itanic

80

Tick-tock

Choose your weapon

HKMG (high-k, metal gate)

K7 / K8 AMD Integer Pipeline Comparison Clock Cycle K7 Architecture K8 Architecture 1FetchFetch 1 2ScanFetch 2 3Align 1Pick 4Align 2Decode 1 5EDECDecode 2 6 IDEQ/Renam e Pack 7SchedulePack/Decode 8AGU/ALUDispatch 9 L1 Address Generation Schedule 10Data CacheAGU/ALU 11Data Cache 1 12Data Cache 2

K8 / K10

64bit

Barcelona

Cache

K10

Spider Platform (790FX)

SSE5

Modular Marketing

SoC (System on Chip)

Power (Phenom, Penryn)

Processing (Phenom, Penryn)

Price!

286

386

486

Pentium

TOP június (GFlops) RankSiteComputerProcessorsYearR max R peak 1 DOE/NNSA/LLN L DOE/NNSA/LLN L United States BlueGene/L - eServer Blue Gene Solution BlueGene/L - eServer Blue Gene Solution IBM Oak Ridge National Laboratory Oak Ridge National Laboratory United States Jaguar - Cray XT4/XT3 Jaguar - Cray XT4/XT3 Cray Inc NNSA/Sandia National Laboratories NNSA/Sandia National Laboratories United States Red Storm - Sandia/ Cray Red Storm, Opteron 2.4 GHz dual core Red Storm - Sandia/ Cray Red Storm, Opteron 2.4 GHz dual core Cray Inc IBM Thomas J. Watson Research Center IBM Thomas J. Watson Research Center United States BGW - eServer Blue Gene Solution BGW - eServer Blue Gene Solution IBM Stony Brook/BNL, New York Center for Computional Sciences Stony Brook/BNL, New York Center for Computional Sciences United States New York Blue - eServer Blue Gene Solution New York Blue - eServer Blue Gene Solution IBM

home