Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September 2015.

Slides:



Advertisements
Similar presentations
CMOS Comparator Data Converters Comparator Professor Y. Chiu
Advertisements

Electronics for large LAr TPC’s F. Pietropaolo (ICARUS Collaboration) CRYODET Workshop LNGS, March 2006.
E. Atkin, E. Malankin, V. Shumikhin NRNU MEPhI, Moscow 1.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
HCC Analog Monitor HCC Design Review April 24, 2014 Mitch Newcomer Nandor Dressnandt Aditya Narayan Amogh Halergi Dawei Zhang* * Original design work
GEMMA (GEM Mixed-signal Asic): Design & Developing Second Year Ph.D. Activity Report Alessandro PEZZOTTA 26 September 2013 Tutor: Prof. A. Baschirotto.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
Second generation Front-end chip for H-Cal SiPM readout : SPIROC DESY Hamburg – le 13 février 2007 M. Bouchel, F. Dulucq, J. Fleury, C. de La Taille, G.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
Update on CLICpix design
Data Acquisition ET 228 Chapter 15 Subjects Covered Analog to Digital Converter Characteristics Integrating ADCs Successive Approximation ADCs Flash ADCs.
Analog Building Blocks for P326 Gigatracker Front-End Electronics
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Development of the Readout ASIC for Muon Chambers E. Atkin, I. Bulbalkov, A. Voronin, V. Ivanov, P. Ivanov, E. Malankin, D. Normanov, V. Samsonov, V. Shumikhin,
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
Pixel detector development: sensor
Low Power, High-Throughput AD Converters
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
MuTr Chamber properties K.Shoji Kyoto Univ.. Measurement of MuTr raw signal Use oscilloscope & LabView Read 1 strip HV 1850V Gas mixture Ar:CO 2 :CF 4.
VMM Update Front End ASIC for the ATLAS Muon Upgrade V. Polychronakos BNL RD51 - V. Polychronakos, BNL10/15/131.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
CMOS Analog Design Using All-Region MOSFET Modeling
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
F. Murtas CERN-INFN Frascati December 2 th 2013 – He3 free detectors Italy Workshop 1 Front End Electronics for GEM detector  Neutron detectors and GEM.
Analog Front End For outer Layers of SVT (L.4 & L.5) Team:Luca BombelliPost Doc. Bayan NasriPh.D. Student Paolo TrigilioMaster student Carlo FioriniProfessor.
CEA DSM Irfu IDeF-X HD Imaging Detector Front-end for X-ray with High Dynamic range Alicja Michalowska, CEA-IRFU 1 Journées VLSI June 2010.
GOSSIPO-3: Measurements on the Prototype of a Read- Out Pixel Chip for Micro- Pattern Gas Detectors André Kruth 1, Christoph Brezina 1, Sinan Celik 2,
A Low-noise Front-end ASIC design based on TOT technique for Read-out of Micro-Pattern Gas Detectors Huaishen Li, Na Wang, Wei Lai, Xiaoshan Jiang 1 State.
KLOE II Inner Tracker FEE
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
A General Purpose Charge Readout Chip for TPC Applications
CTA-LST meeting February 2015
Jan Soldat, Heidelberg University for the DSSC ASIC design groups
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
A Fast Binary Front - End using a Novel Current-Mode Technique
Status of n-XYTER read-out chain at GSI
BESIII EMC electronics
Stefan Ritt Paul Scherrer Institute, Switzerland
AMICSA, June 2018 Leuven, Belgium
Presented by T. Suomijärvi
Presentation transcript:

Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September s:

Outline Background & Motivation First prototype: GEMMA Second prototype: GEMINI Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"2 22/09/2015

Outline Background & Motivation   First prototype: GEMMA Second prototype: GEMINI Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"3 22/09/2015

Gas-Electron Multiplier (GEM) It belongs to Gas Proportional Chambers family 50 µm-thick Kapton foil with copper clads on each side Perforated by 70 µm-diameter bi-conical channels Immersed into Ar/CO 2 /CF 4 gas mixture (45/15/40) High electric field into channels (10 7 V/m) with a lower bias w.r.t. multiwire chambers Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"4 22/09/2015

Triple-GEM Detector Cascade of three GEM foils Gain Boosted (≈ 10 4 factor) High count-rate (≈ 10 6 cps) Needs dedicated front-end Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"5 22/09/2015

GEM Readout Systems Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"6 22/09/2015 Most of the systems now in use have been re-adapted from other applications: CCDs Semiconductor Detectors Multi-Wire Chambers Not exploiting the full GEM detector potential Uniquely analog or digital systems Limited number of detecting channels included on a single chip

The Main Issue The Pixelated Output It can be adapted according to measurement necessities Variable Pixel Parasitic Capacitance Issues for readout Adaptability Efficiency Speed Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"7 22/09/2015

Outline Background & Motivation First Prototype: GEMMA   Second Prototype: GEMINI Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"8 22/09/2015

First prototype: GEMMA Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"9 22/09/2015 ParameterValue CMOS TechnologySTM 130 nm # of Channels8 Max Pixel Capacitance15 pF Analog OutputsPreamp Analog (selectable) Digital OutputCMOS ToT & Event Detection Max Count Rate4 Mcps Power Consumption3.8 mW/channel Min. Detectable Charge6 fC Sensitivity0.5 mV/fC Dynamic RangeFrom 30 fC to 1 pC Reset ModeDigital

GEMMA Channel Scheme Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"10 22/09/2015

GEMMA Main Blocks Charge-Sensitive Preamplifier Three-Stage NMCFF OTA 90 dB DC-Gain 120 MHz UGBW 100 V/µs SR 6.6 nV/√Hz IRN 1.1 mW Power Comparator Single Ended Mirrored 1.2 mV offset 900 µW Power Log Resistive Ladder DAC 16 Levels (1.53 mV  598 mV) Sets the comparator threshold Ramp Threshold Generator Reference for CTS Comparator Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"11 22/09/2015 Calibration Block for C F cap 5-bit resolution Switched-off during measure 5% Max Capacitance error CTS 7-bit Counter 4 ns Time Resolution (250 MHz) I 2 C Interface Setting the DAC input words Setting the Channel Mode (MIP or Normal) Setting the Ramp Slope Setting Analog Output Signal Logic Control Unit Setting Switch Phases for Reset, MIP and CAL Mode

Charge-Sensitive Preamp 3-Stage Nested Miller FeedForward Compensated Opamp High Gain (90 dB) and PM ≈ 90° 120 MHz Unity-Gain Bandwidth Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"12 22/09/2015

Calibration Circuit Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"13 22/09/2015

Calibration Circuit Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"14 Compensation of CMOS Process and Temperature capacitors variations Automatic procedure 22/09/2015

Calibration Circuit Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"15 How it works 22/09/2015

Charge-Time Converter Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"16 22/09/2015

Comparators Mirrored Opamp Based PMOS Topology for the EDS-Comp NMOS Topology for the CTS-Comp Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"17 22/09/2015

Auto-Zero Circuit Fixes the Comparators switching point and reference voltage Optimizes the switching delay Signal Low-Pass filtering due to switches’ R off Capacitor Divider Losses limited Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"18 22/09/2015

GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"19 22/09/ fC Input Charge (MIN)

GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"20 22/09/2015 1pC Input Charge (MAX)

GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"21 22/09/2015 EDS Delay vs Input Charge vs Pixel Capacitance

GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"22 22/09/2015 CTS Duration vs Input Charge vs Pixel Capacitance

GEMMA Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"23 22/09/2015 ENC vs Pixel Capacitance

GEMMA Test Board Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"24 22/09/2015

Outline Background & Motivation First prototype: GEMMA Second prototype: GEMINI   Future perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"25 22/09/2015

Second prototype: GEMINI Decision to make a second version, GEMINI CMOS technology changed (and related software) to 180nm AMS IBM, more stable and reliable Re-adjustment of specifications Complying with updated detector performance Channel number increased to 16 (instead of 8) LVDS digital outputs and analog output for each channel Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"26 22/09/2015

Updated Requirements Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"27 22/09/2015 ParameterValue Count Rate> 3 Mcps # of Channels16 Min Detectable Charge< 3 fC with Max Pixel Cap OutputAnalog and LVDS Digital Max Digital Output Jitter9 ns Max Pixel Capacitance40 pF Sensitivity1 mV/fC Sensitivity Accuracy5% Reset TriggerEvent-Based

GEMINI Channel Scheme Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"28 22/09/2015

GEMINI Main Blocks Charge-Sensitive Preamplifier Two-Stage Miller OTA 65 dB DC-Gain 320 MHz UGBW 100 V/µs SR 4.3 nV/√Hz IRN 1.5 mW Power Comparator Single Ended Mirrored 0.9 mV offset 700 µW Power R-2R Resistive Ladder DAC 9-bit resolution 500 mV full scale 1.2 mV LSB Sets the comparator threshold, independent for each channel Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"29 22/09/2015 Calibration Block for C F cap 5-bit resolution Switched-off during measurement 5% Max Capacitance error Reset switches High speed Low charge injection Low on-resistance Reset Trigger Constant Event Time Duration Event Triggered External Reset Available I 2 C Interface Setting the DAC input words LVDS Driver

GEMINI CSP Opamp 2-Stage Miller Compensated Opamp Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"30 22/09/2015

GEMINI Comparator Mirrored Topology Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"31 22/09/2015

GEMINI DAC R-2R Ladder DAC, R = 20kΩ Buffered for Threshold Voltage Stability Area/Power Trade-Off Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"32 22/09/2015

GEMINI Layout Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"33 22/09/2015 Area = 6.89 mm 2

GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"34 22/09/ fC Input Charge

GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"35 22/09/ fC Input charge

GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"36 22/09/2015 EDS Delay vs Pixel Capacitance

GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"37 22/09/2015 EDS Delay Jitter vs Pixel Capacitance

GEMINI Results Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"38 22/09/2015 ENC vs Pixel Capacitance

GEMINI Boards Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"39 22/09/2015 GEMINI cards GEMINI Test Board

GEMINI Boards Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"40 22/09/2015 GEMINI Readout System

GEMMA vs GEMINI ParameterGEMMAGEMINI CMOS TechnologySTM 130 nmAMS IBM 180 nm # of Channels816 Max Detector Capacitance15 pF40 pF Analog OutputsPreamp Analog (selectable)Preamp Analog (each channel) Digital Output (each channel)CMOS ToT & Event DetectionLVDS Event Detection Max Count Rate4 Mcps5 Mcps Power Consumption3.8 mW/channel2.7 mW/channel Min Detectable Charge6 fC2.5 fC Max Digital Output Jitter18 ns6.2 ns Sensitivity0.5 mV/fC1 mV/fC Dynamic RangeFrom 30 fC to 1 pCFrom 30 fC to 500 fC Input signal common mode900 mV1 V Reset ModeDigitalAuto-Triggered or External Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"41 22/09/2015

Outline Background & Motivation First prototype: GEMMA Second prototype: GEMINI Future perspectives   Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"42 22/09/2015

Future Perspectives Alessandro PEZZOTTA "Design & Development of an Integrated Readout System for Triple-GEM Detectors"43 22/09/2015 Chips Debug Improvement of GEMINI dedicated readout system (Detector Chip Modules and Mother Board) Double the channel per card (32 instead of 16) Setting up an irradiation test to verify rad-hardness