SPD Control Board 16th February 2005. SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.

Slides:

Advertisements

Similar presentations

1 Calorimeter Trigger to L1-Board data transmission Umberto Marconi INFN Bologna.

Advertisements

TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)

Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.

8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.

D EVELOPMENT & T ESTING : ADC BOARD FOR THE P ROMETEO T EST - BENCH MATTHEW SPOOR University of the Witwatersrand HEPP 2015.

Integrated test environment for a part of the LHCb calorimeter TWEPP 2009 Carlos Abellan Beteta La Salle, URL 22/9/2009TWEPP09 Parallel session B2a - Production,

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

The Optical Transmitters for the LHCb L0 Calorimeter Trigger G.Avoni, G. Balbi, A. Carbone, I. D’Antone, D. Galli, I. Lax, U. Marconi and V. Vagnoni, INFN,

Inter TEL62 communication M. Raggi, M. Piccini, F. Gonnella 16 th October 2013 TDAQ Working Group Meeting.

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.

1 DAQ Update. 2 DAQ Status DAQ was running successfully and stably in ’07 beam time Trigger bus scheme has proven to be very flexible – Added additional.

Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,

DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.

1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.

Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.

1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.

Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.

20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.

11/01/2006Wilco Vink / Martin van Beuzekom / L. Wiggers L0 ECS Workshop Pile-Up System.

XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.

Laboratoire d’Annecy-le-vieux de Physique des Particules, France Cyril Drancourt Tuesday 16 September 2003 Optical link in Calorimeter DAQ: Link FEE(CROC)

M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.

CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.

Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.

Wilco Vink 1 Outline Optical station Vertex processor board Output board Latency.

The L0 Calorimeter Trigger U. Marconi On behalf of the Bologna Group CSN1, Catania 16/9/02.

Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.

PS FE Board Tests LHCb - LPC Group R. Bonnefoy, G. Bohner, C. Cârloganu, E. Conte, R. Cornat, E. Delage, J. Lecoq, M-L. Mercier, P. Perret, L. Royer Electronic.

March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.

Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

1 LHCb CALO meeting Anatoli Konoplyannikov [ ITEP / LAPP ] Introduction Status bits of the LHCb readout supervisor ODIN HVSB board specification.

Running SPD OUTLINE VFE and CB overview Mapping CB panel: -Regulator board tab: how to switch ON/OFF the VFEs -Control tab: how to mask VFE -Test tab:

01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

Transfering Trigger Data to USA15 V. Polychonakos, BNL.

ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

SPD Very Front End Electronics Sonia Luengo Enginyeria i Arquitectura La Salle (EALS) Barcelona (SPAIN)

Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,

1 Calorimeter electronics Upgrade Outcome of the meeting that took place at LAL on March 9th, 2009 Calorimeter Upgrade Meeting Barcelona March 10th-11st,

Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.

LHCb Calorimeter Upgrade Meeting – 10th September 2012 – CERN LHCb Calorimeter Upgrade Electronics: ASIC solution status E. Picatoste, D. Gascon Universitat.

PS VFE & PS/SPD FE Electronics Status and Plans 16 January 2008 LPC Clermont.

8/September/2008Calo Running and Operation Meeting 1 SPD running and operation: progress report and plans Calo running and operation meeting – CERN 8 th.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)

26/May/2008Calor LHCb Preshower(PS) and Scintillating pad detector (SPD): commissioning, calibration, and monitoring Eduardo Picatoste Universitat.

SPD VFE installation and commissioning (status and plans) I.Summary of VFE installation II.Stand alone VFE test: noise & offset III.Stand alone test: LED.

Upgrade: Calo Trigger Calorimeter detector 20 Link = 4 copper wire Serial LVDS 280Mhz 32

Pisa - Apr. 28th, The Trigger System Marco Grassi INFN - Pisa.

1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

Electronics Workshop GlueX Collaboration Meeting 28 March 2007 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Physics Division Topics: Review.

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.

1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.

Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,

Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.

October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.

Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.

GPL Board Pattern Generator for the Level-0 Decision Unit Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps, Julien Laubser, Jacques Lecoq,

29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.

The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.

Barcelona Group Clermont Ferrand 11/12/2003 FunctionsFunctions Boards location and distributionBoards location and distribution CB block diagram CB block.

Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.

Readout electronics system for Laser TPC prototype

Presentation transcript:

SPD Control Board 16th February 2005

SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger data) SPD multiplicity (count the number of SPD cells hit by a charged particle in one bunch crossing) Parts of the control board:

SPD Control Board (location) There are 8 crates (4+4) with 2 slots available for SPD CB. Every CB must be in charge of: –12 CB will be in charge of 7 VFE: 84.(crates 1,3 and 4) –4 CB will be in charge of 4 VFE: 16.(crate 2) –84+16=100 VFE. –(see next pictures)

Crates SPD control 2 15 : SPD control Boards 7 8 SPD Control Board (location)

SPD Control Board (VFE control and SPD multiplicity)

SPD Control Board (VFE control) SPECS Mezzanine CDC I2C LVDS I2C to 7 VFEs and 1 regulators board 8 clock channels available CDC: Clock Distribution Chip SPECS VFE’s control Control part contents: 1 SPECS mezzanine 2 Clock Distribution Chips (CDC) 24 DS92LV010 8 RJ45 connectors (7 for the VFE and 1 for regulators board) 8 AD8138 differential clock amplifier

SPD Control Board (VFE control) SPECS mezzanine: SCL_out, SDA_in, SDA_out Delay Chip, SPD multiplicity FPGA and optical mezzanine directly connected to SCL_out and SDA_out (pull-up) of the mezzanine board Mezzanine I2C bus LVDS conversion:

SPD Control Board (VFE control) RJ45 connectors (4 channels prototype) SPECS mezzanine connectors Delay Chip AD8138 DS92LV010

SPD Control Board (SPD multiplicity) Data from PS: Data deserialized using DS90CR216 Data processed by a FPGA controlled through and I2C link coming from SPECS mezzanine. Data sended using the optical mezzanine:single- channel (32 bits at 40Mhz) described in LHCB technical note: The optical transmitters for the LHCb Calorimeters prepared by the Bologna group. The trigger FPGA will supply clock and control signals to the optical mezzanine. I2C link connected to SPECS mezzanine. Power for the optical mezzanine also coming from the carrier board.

SPD Control Board (SPD multiplicity) Data from PS (7x3) FPGA Single-channel optical mezzanine DS90CR216 (7x21) 32 b Control and monitoring signals I2C from SPECS mezzanine Optical link

SPD Control Board (SPD multiplicity) FPGA schematic for the trigger part:

SPD Control Board (SPD multiplicity) Data synchronization for trigger validation:

SPD Control Board (SPD multiplicity) Channel synchronization:

SPD Control Board Control Board schematic for 4 channels (First prototype to communicate with 4 VFE). FPGA for SPD multiplicity part simulated. Board schematic for the SPD multiplicity part. Present status: