FCBGA Package Warpage ØII Definition Stage Project Kirk Van Dreel, Plexus HDP User Group Member Meeting Host: Engent Atlanta, Ga. September 9, 2015 © HDP.

Slides:



Advertisements
Similar presentations
O T F O R D T O O L & G A U G E C O M P A N Y L I M I T E D The Design and Manufacture of Mini Applicators O T F O R D T O O L & G A U G E C O M P A N.
Advertisements

FCBGA Package Warpage Definition Stage Project
Manufacturing Processes for a 4 Layer Multi-layer PCB Section through PCB Via hole SMD Pad The following presentation covers the main processes during.
Technical Challenges of RoHS Compliance by Leo Lambert EPTAC Corp, Manchester, NH for for Implementing Lead-Free Electronics Workshop February, 28, 2006.
ASE Flip-Chip Build-up Substrate Design Rules
Experiments on Solder Column Interposer: cryogenic cleaning and local laser reflow Irving HAMON, Electronic Materials and Assembly Processes for Space.
Challenges With Package on Package (PoP) Technology
SAC Aging “2” Project “Definition Stage” Ready to go to “Implementation Stage” Joe Smetana November 8, 2010.
Corporate Presentation Introduction OurPCB Tech Limited was found in 2005, it provides professional PCB&PCBA service for over than 1500 customers around.
Interconnection in IC Assembly
3D PACKAGING SOLUTIONS FOR FUTURE PIXEL DETECTORS Timo Tick – CERN
Micro-Usmd Rework These are very small BGA style components.
1 Research Objectives Develop non-contact, non-destructive, low cost, fast, accurate, high resolution and automated system for evaluating quality of solder.
Pb-Free 8/9/ Reliability of Pb-free Solder Alloy Study NEPP FY02 Harry Shaw at NASA-GSFC Jong Kadesch at Orbital Science Corp./GSFC.
4 QFN Challenges that will Make you Scream!
Electro-Chemical Migration Definition Stage Project Wallace Ables - Dell HDP User Group Member Meeting Host: Oracle Santa Clara, CA. Feb Presented.
Electro-Chemical Migration Definition Stage Project Wallace Ables - Dell HDP User Group Member Meeting Host: Panasonic Bennington, Vermont September 25,
Overview Test Interface (TIU PCB‘s) are extremely expensive.
Giga-snaP Socket & Adaptor High Performance IC Sockets And Adaptors.
Ormet Circuits, Inc. Technology Overview Presentation
Chip Carrier Package as an Alternative for Known Good Die
LOW-COST BUMP BONDING ACTIVITIES AT CERN Sami Vähänen, Timo Tick & Michael Campbell Sami Vähänen – CERNTWEPP-10 Workshop 22-September-2010.
Status and outlook of the Medipix3 TSV project
Electro-Chemical Migration Definition Stage Project Wallace Ables - Dell HDP User Group Member Meeting Host: Shengyi Technology Co., Ltd. And NERCECBM.
Electro-Chemical Migration Idea Stage Project Wallace Ables - Dell HDP User Group Member Meeting Host: Multek Boeblingen, Germany May 22, 2012 Phone-in.
Lead-Free BGA Terminations with Tin/Lead Paste Bob Willis.
Electro-Chemical Migration Going to Implementation Stage Mike Bixenman HDP User Group Member Meeting Host: Flextronics Santa Clara, CA February 26, 2014.
©HDP User Group International, Inc. Proprietary 1 BMPS (Board-Mounted Power Supply) Modules Definition Stage Project Update May 18, 2011Shenzhen, PRC.
Deposition of Solder Paste into High Density Cavity Assemblies
RO400FC Forced convection hot air reflow oven. In a flexible production, what do you need for soldering of  Complex PCB’s  Soldering of fine pitch on.
Press Fit Rework Project Project Update HDPUG Meeting Kawasaki, Japan 10/12/14.
FCBGA Package Warpage Definition Stage Project
Pad Crater Project “Definition Stage” Joe Smetana Alcatel-Lucent Asia Meeting 5/18/2011.
© International Rectifier DirectFET  MOSFETs Double Current Density In High Current DC-DC Converters With Double Sided Cooling.
Temperature Rise in PCBs1 n Temperature rise in a conductor is related to the current flow and cross sectional area. n Must not exceed the safe operating.
Performance limits of a 55  m pixel CdTe detector G.Pellegrini, M. Lozano, R. Martinez, M. Ullan Centro Nacional de Microelectronica, Barcelona, 08193,
Going to Implementation Stage
SAC Aging III Idea Stage Project Richard J. Coyle HDP User Group Member Meeting Host: Engent Atlanta Ga, USA Sept 9, 2015 © HDP User Group International,
Dual Chip Wafer Level CSP with Sintering Paste LGA
IPC-SM Soldermask Issues Rework of Surface Mount Assemblies due to soldermask related defects is cited as a major cause of problems by assembly.
New England Lead Free Electronics Consortium
Electro-Chemical Migration Definition Stage Project
Project logo / LP logo EUROPEAN UNION GOVERNMENT OF ROMANIA SERBIAN GOVERNMENT Structural Funds Common borders. Common solutions. Romania – Republic.
Interconnection in IC Assembly
Future HDI Project – Definition Stage
Surface Mount Technology
FCBGA Package Warpage Definition Stage Project
Leo Greiner IPHC1 STAR Vertex Detector Environment with Implications for Design and Testing.
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
Electro-Chemical Migration Definition Stage Project Wallace Ables - Dell HDP User Group Member Meeting Host: IBM/DELL Austin, Texas Sept. 26, 2012 © HDP.
IPC Standard Surface Mount Requirements Automatic assembly considerations for surface mounted components are driven by pick-and- place machines.
High Frequency Flex Project Definition Phase Project Lead: TBD Project Facilitator: John Davignon, HDPUG HDP User Group Member Meeting Santa Clara, CA.
© Hardware & Coffee with PCB design & manufacturing.
PWB Back Drilling Phase 2 March 10, 2016 Project Proposal - Idea Stage Project Leader: PC Wong Project Facilitator: John Davignon © 2016 HDP User Group.
1 FANGS for BEAST J. Dingfelder, A. Eyring, Laura Mari, C. Marinas, D. Pohl University of Bonn
Definition Stage Project
Effects of Component Rework on Reliability rev01 Khaw Mei Ming - Keysight HDP User Group Project Meeting 4 th May 2016 © HDP User Group International,
Effects of Component Rework on Reliability rev02 Khaw Mei Ming - Keysight HDP User Group Project Meeting 2 nd June 2016 © HDP User Group International,
版權所有 翻印必究 日 期: 指導老師:林克默 博士 學 生:陳冠廷. 版權所有 翻印必究 Outline 1.Introduction 2.Materials and methodology 3.Results and discussion 4. Conclusions 2016/6/242.
New Mask and vendor for 3D detectors
Date of download: 10/15/2017 Copyright © ASME. All rights reserved.
Date of download: 10/20/2017 Copyright © ASME. All rights reserved.
Electronics Interconnection at NPL
ADVANCED PACKAGE REWORK
IT 318: M13 PWB Assembly IT M13.
Codification of Flip Chip Knowledge
© 2016 HDP User Group International, Inc. All rights reserved
Implementing Six Sigma Quality
Solder Fatigue Analysis
The Effects of Surface Finish on Solder Paste Performance -
Presentation transcript:

FCBGA Package Warpage ØII Definition Stage Project Kirk Van Dreel, Plexus HDP User Group Member Meeting Host: Engent Atlanta, Ga. September 9, 2015 © HDP User Group International, Inc.

Background  Package/board Warpage increasing trends Driven by thinner package substrates and thinner die  Package/Board contacts getting smaller and closer thereby reducing ability to overcome increased Warpage.  Solder Joint Quality is Impacted by the increasing Package Warpage.  With advent of lead free soldering, the assembly temperatures have increased and the Warpage impact has been exacerbated. © HDP User Group International, Inc. 2

3 Goal © HDP User Group International, Inc. Establish a limit for dynamic package warpage that can be mitigated during board assembly without impacting solder joint quality

Project Objectives Phase 1 - Test Method Development This phase will establish a test method which will enable the team to compare and contrast the effects of the mitigation techniques. Phase 2 - Characterization Of Mitigation Methods and Max Package Warp Specifications This phase will leverage phase 1’s output to establish the maximum warp an optimized process can accommodate and characterize the contribution of the mitigation techniques on the process yield. © HDP User Group International, Inc. 4

Hot Air Rework Machine Method Basic Concept of Hot Air Rework Equipment and Process  Blowing heated air from the top, down on to the BGA package using a nozzle  The air heats up the package, board and solder joints  Air temperature and flow rate is controlled  Package is lifted up or down with a vacuum cup  Video Camera, can record a few solder joints on the outside row on one side of the package  The basic concept is to lift the component up or down at different temperatures to simulate dynamic warpage characteristics of the package Rework Machine SRT Summit 1800 Video camera © HDP User Group International, Inc. 12

Test Vehicle FactorLower PCBA Materials Size 155 X 60 mm Thicness 0.63in Surface Finish ENIG Solder Mask Tayo 4000 Pad Size 0.60mm Solder Mask Opening 0.40mm Substrate Mtrls 370HR Cu Weight 1/2 oz Cu Layer Count 2 Components Size 10.6mm sq I/O Count 28 Thickness 0.063in Solder Alloy SAC305 Surface Finish ENIG Solder Mask Tayo 4000 Substrate Mtrls 370HR Cu Weight 1/2 oz Cu Layer Count 2 Ball size 0.55mm Pad size 0.5 Pitch 1.2 mm

Phase II: Test Plan FactorLowerUpper Solder Materials Solder Paste ActivityL0H1 Solder Paste Tackiness30gr50gr Reflow Profile Cooling rates (Delta T) 1 0 C/sec3 0 C/sec Peak temperatures C255 0 C Atmosphere PPM Air500 ppm Stencil Stencil Thickness3.5 mil5.0 mil Solder paste volume120% of 3.5mil 70% of 5 mil Factors:

Phase II: Test Plan CategoryResponseCriteriaMeasurement Tool Z-axis Displacement to products As Placed+/- 12 um flatnessCamera Pixel Count Pre-Liquidus+ 12 um above pasteCamera Pixel Count Peak Reflow+ 12 um above pasteCamera Pixel Count Failure RateHoP DPMO Defect per solder jointVisual Inspection / Die & Pry, Sample X-ray CT NWO DPMODefect per solder jointVisual Inspection / Die & Pry, Sample X-ray CT Responses: Primary Response: Sample Size: Total Substrates:620 Total Components:620 8

Phase II Project Activities Project ActivitiesProvider Finalize ProtocolTeam Provide Laminate for SubstratesPanasonic Fabricate Substrates Sanmina Substrate BumpingNihon-Superior Rework System ProgrammingVJ Technologies* Stencil ProcurementNihon Superior Lease PrinterHDP Assemble Substrates Plexus Die and Pry AnalysisEngent Plexus Sanmina-Huntsville Nihon-Superior VJ Technologies* Cross Section Analysis Plexus Data AnalysisPlexus Report DevelopmentTeam * Non-Member © HDP User Group International, Inc. 9

Phase II Proposed Schedule © HDP User Group International, Inc. 10 Project Plan OwnerEst. CompActual Test Vehicle DesignPlexus08/01/201507/16/2015 Finalize ProtocolTEAM10/01/2015 Substrates FabricationSanmina10/30/2015 Lease Screener ($8.6K)HDPUG11/03/2015 Order StencilsNihon-Superior10/23/2015 Rec’v SubstratesVJT 11/02/2015 Rec’v StencilsNihon-Superior10/30/2015 Component BumpingNihon-Sup’r/Micross10/30/2015 Receive ScreenerHDPUG/VJT11/06/2015 Rework System ProgrammingVJT11/02/2015 Complete Test Vehicles ASM VJT12/21/2015 Die and Pry AnalysisPlexus,VJT,Sanmina, Nihon-Sup’r, et al02/19/2016 Complete Data AnalysisPlexus02/19/2016 Sample X-Ray AnalysisPlexus, VJT04/04/2016 Write Report TEAM05/29/2016

© HDP User Group International, Inc. 11 Team Members Akrometrix Alcatel-Lucent Arlon Celestica Cisco Curtiss-Wright Engent Ericsson Flextronics Freescale Fujitsu Hitachi-Chemical Huawei IBM Indium Isola Juniper Keysight Kyzen Multek Nihon-Superior NVIDIA Oracle Panasonic Philips Plexus - Team Leader Sanmina TTM Tech Viasystems VJ Technologies (Non-Member)