Sill Torres, Bastos: mBBICS Robust Modular Bulk Built-In Current Sensors for Detection of Transient Faults Frank Sill Torres +, Rodrigo Possamai Bastos*

Slides:



Advertisements
Similar presentations
Barcelona Forum on Ph.D. Research in Communications, Electronics and Signal Processing 21st October 2010 Soft Errors Hardening Techniques in Nanometer.
Advertisements

Transmission Gate Based Circuits
Collaborators EXPERIMENT Duc Nguyen, 3rd year student UNM/AFRL RVSE
Reliability Enhancement via Sleep Transistors Frank Sill Torres +, Claas Cornelius*, Dirk Timmermann* + Department of Electronic Engineering, Federal University.
Single Event Upsets (SEUs) – Soft Errors By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M University, College.
Microprocessor Reliability
Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Twin Logic Gates – Improved Logic Reliability by Redundancy concerning Gate Oxide Breakdown Hagen Sämrow, Claas Cornelius, Frank Sill, Andreas Tockhorn,
MICAS Department of Electrical Engineering (ESAT) AID–EMC: Low Emission Digital Circuit Design Status of the “Digital EMC project” Junfeng Zhou Wim Dehaene.
Introduction to CMOS VLSI Design Lecture 15: Nonideal Transistors David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Lecture 19: Nonideal Transistors
Introduction to CMOS VLSI Design MOS Behavior in DSM.
Introduction to CMOS VLSI Design Lecture 18: Design for Low Power David Harris Harvey Mudd College Spring 2004.
Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:
A Delay-efficient Radiation-hard Digital Design Approach Using Code Word State Preserving (CWSP) Elements Charu Nagpal Rajesh Garg Sunil P. Khatri Department.
4/28/05Vemula: ELEC72501 Enhanced Scan Based Flip-Flop for Delay Testing By Sudheer Vemula.
Digital Integrated Circuits A Design Perspective
1 A Fast, Analytical Estimator for the SEU-induced Pulse Width in Combinational Designs By: Rajesh Garg Charu Nagpal Sunil P. Khatri Department of Electrical.
1 A Single-supply True Voltage Level Shifter Rajesh Garg Gagandeep Mallarapu Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
Embedded Systems Laboratory Informatics Institute Federal University of Rio Grande do Sul Porto Alegre – RS – Brazil SRC TechCon 2005 Portland, Oregon,
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.
VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.
Lecture 5 – Power Prof. Luke Theogarajan
Introduction to CMOS VLSI Design Nonideal Transistors.
Lecture 7: Power.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
Advanced Computing and Information Systems laboratory Device Variability Impact on Logic Gate Failure Rates Erin Taylor and José Fortes Department of Electrical.
EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.
1 Efficient Analytical Determination of the SEU- induced Pulse Shape Rajesh Garg Sunil P. Khatri Department of ECE Texas A&M University College Station,
Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style Sumeer Goel, Ashok Kumar, and Magdy A. Bayoumi.
Page 1 Hannes Luyken CPR ND N e v e r s t o p t h i n k i n g. ULIS 2003 Ultimate Integration of Silicon T. Schulz, C. Pacha, R. J. Luyken, M. Städele,
EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.
Dept. of Computer Science, UC Irvine
SiLab presentation on Reliable Computing Combinational Logic Soft Error Analysis and Protection Ali Ahmadi May 2008.
Soft errors in adder circuits Rajaraman Ramanarayanan, Mary Jane Irwin, Vijaykrishnan Narayanan, Yuan Xie Penn State University Kerry Bernstein IBM.
A 256kb Sub-threshold SRAM in 65nm CMOS
A Robust Pulse-triggered Flip-Flop and Enhanced Scan Cell Design
Maeda, Sill Torres: CLEVER CLEVER: Cross-Layer Error Verification Evaluation and Reporting Rafael Kioji Vivas Maeda, Frank Sill Torres Federal University.
Bootstrapped Full-Swing CMOS Driver for Low Supply Voltage Operation Speaker : Hsin-Chi Lai Advisor ︰ Zhi-Ming Lin National.
Jordi Madrenas Daniel Fernández Jordi Cosp Advanced Hardware Architectures Group Department of Electronic Engineering Universitat Politècnica de Catalunya.
Minimum Energy Sub-Threshold CMOS Operation Given Yield Constraints Max Dreo Vincent Luu Julian Warchall.
1 3D Simulation and Analysis of the Radiation Tolerance of Voltage Scaled Digital Circuits Rajesh Garg Sunil P. Khatri Department of ECE Texas A&M University.
SET Fault Tolerant Combinational Circuits Based on Majority Logic
Charge Recycling in MTCMOS Circuits: Concept and Analysis
EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.
Basics of Energy & Power Dissipation
Using Memory to Cope with Simultaneous Transient Faults Authors: Universidade Federal do Rio Grande do Sul Programa de Pós-Graduação em Engenharia Elétrica.
Hrushikesh Chavan Younggyun Cho Structural Fault Tolerance for SOC.
Solid-State Devices & Circuits
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.
Robust Low Power VLSI R obust L ow P ower VLSI Deliberate Practice Variation-Resilient Building Blocks for Ultra-Low-Energy Sub-Threshold Design Alicia,
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.
Seok-jae, Lee VLSI Signal Processing Lab. Korea University
EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.
Gill 1 MAPLD 2005/234 Analysis and Reduction Soft Delay Errors in CMOS Circuits Balkaran Gill, Chris Papachristou, and Francis Wolff Department of Electrical.
A Novel, Highly SEU Tolerant Digital Circuit Design Approach By: Rajesh Garg Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
Sill Torres: Pipelined SAR Pipelined SAR with Comparator-Based Switch-Capacitor Residue Amplification Pedro Henrique Köhler Marra Pinto and Frank Sill.
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.
Pedro Henrique Köhler Marra Pinto and Frank Sill Torres
Analytical Delay and Variation Modeling for Subthreshold Circuits
Analytical Delay and Variation Modeling for Subthreshold Circuits
Encountering Gate Oxide Breakdown with Shadow Transistors to Increase Reliability Claas Cornelius1, Frank Sill2, Hagen Sämrow1, Jakob Salzmann1, Dirk Timmermann1,
Unintrusive Aging Analysis based on Offline Learning
Presentation transcript:

Sill Torres, Bastos: mBBICS Robust Modular Bulk Built-In Current Sensors for Detection of Transient Faults Frank Sill Torres +, Rodrigo Possamai Bastos* + Department of Electronic Engineering, Federal University of Minas Gerais, Belo Horizonte, Brazil * LIRMM, Université Montpellier II / CNRS UMR 5506 Montpellier, France

2 Sill Torres, Bastos: mBBICS  Preliminaries  Modular Bulk Built-In Current Sensors  Results  Conclusion Outline

3 Sill Torres, Bastos: mBBICS Preliminaries Transient-Faults in Integrated Circuits (IC) n+ p Charged particle I SET out = 1  0 in = 0 out = 1  Increasing susceptibility of CMOS IC to radiation effects due to decreasing technology sizes  Environmental (α-particles, neutrons, …) and intentional (laser beams, …) sources ► Can cause transition faults

4 Sill Torres, Bastos: mBBICS  Redundancy (Time, Logic) –Well known approach –Strong increase in area, power and/or delay  Shadow Latches (Razor) –Moderate area increase –Useless against long-duration TF  Built-In Current Sensors (BICS) –Good for Memory block –Not appropriate for logic Preliminaries Solutions for Transient Fault Detection V Δ CMP BICS

5 Sill Torres, Bastos: mBBICS  At particle strikes transistor in off mode → generation of current between transistor’s reverse-biased drain-bulk pn-junction  Idea: Current sensor between Bulk and ground → Bulk BICS (BBICS) Preliminaries Bulk Built-In Current Sensors in out PMOS- BBICS Flag_P pmos_bulk … Flag_N nmos_bulk … NMOS- BBICS Neto, Micro, 26/5, p. 10, 2006 IBIB IBIB IAIA IAIA

6 Sill Torres, Bastos: mBBICS Modular Bulk Built-In Current Sensors Origination of Approach  High area effort  Strong susceptibility to parameter / temperature variations  Offset on bulk voltage → increased leakage (sub-threshold) of monitored circuits  High area effort  Strong susceptibility to parameter / temperature variations  Offset on bulk voltage → increased leakage (sub-threshold) of monitored circuits Common problems of existing Bulk-BICS  Functionality sharing (reduction of power/area)  Bulk connected directly with VDD/GND via a high ohmic transistor (as proposed in “Wirth, in Mic. Rel., v.48/5, 2008”)  Implementation of positive feedback structure (increase of stability / decrease of sensor response time)  Functionality sharing (reduction of power/area)  Bulk connected directly with VDD/GND via a high ohmic transistor (as proposed in “Wirth, in Mic. Rel., v.48/5, 2008”)  Implementation of positive feedback structure (increase of stability / decrease of sensor response time) Proposed solution

7 Sill Torres, Bastos: mBBICS Modular Bulk Built-In Current Sensors Architecture (only NMOS) TailHead 1 Head 2

8 Sill Torres, Bastos: mBBICS Modular Bulk Built-In Current Sensors Mode of Operation (NMOS) 1.Particle Strike 2.Current through Nh1 → voltage peak on bulk NMOS 3.Nh2 starts to conduct → voltage drop on head NMOS 4.State of inv out changes → pos. feedback 5.Error flag set

9 Sill Torres, Bastos: mBBICS Results Simulation Environment Tail PMOS Group 1 Tail PMOS Group 1 Head PMOS 1 Group 1 Head PMOS 1 Group 1 Head PMOS 2 Group 1 Head PMOS 2 Group 1 Head NMOS 2 Tail NMOS Head NMOS 1 Error NMOS Head PMOS 1 Group 2 Head PMOS 1 Group 2 Error PMOS 2 Tail PMOS Group 2 Tail PMOS Group 2 Head PMOS 2 Group 2 Head PMOS 2 Group 2 Error PMOS 1 BUT 2 BUT 1  BUT (Block Under Test): 6 chains of 10 inverter  2 groups of PMOS mBBICS (load equalization w/ NMOS mBBICS)  Particle strike via current source connected to 5 th inverter of 1 st chain  Predictive 16 nm technology (Bulk CMOS, Berkeley) I fault

10 Sill Torres, Bastos: mBBICS Results Detection Capability (6 Heads, nominal case) PMOSNMOS QfQf t f (tr = 1ps) t resp 1 fC5 ps  fC5 ps  452 ps  430 ps 3 fC5 ps  136 ps  76 ps 4 fC5 ps  89 ps  50 ps 1 fC10 ps  fC10 ps  270 ps  210 ps 3 fC10 ps  78 ps  62 ps 4 fC10 ps  55 ps  43 ps 1 fC20 ps  fC20 ps  210 ps  175 ps 3 fC20 ps  81 ps  70 ps 4 fC20 ps  55 ps  50 ps  ‑ no TF no detection  ‑ no TF detection  ‑ TF detection  - TF no detection TF – Transient Fault, t resp – Sensor Response Time

11 Sill Torres, Bastos: mBBICS Results Influence of Heads Amount (Nominal Models, Q f = 2 fC, t f = 5 ps)

12 Sill Torres, Bastos: mBBICS Results Temperature Analysis (Nominal Models, Q f = 2 fC, t f = 5 ps)

13 Sill Torres, Bastos: mBBICS Results Monte Carlo Analysis (t f = 5 ps)

14 Sill Torres, Bastos: mBBICS  Bulk Built-In Current Sensors (BBICS) promising solution to detect soft errors in current CMOS technologies  Main problems: susceptibility to variations, area, power  Proposed modular BBICS (mBBICS) combines functional block sharing and positive feedback  Simulations (16 nm PTM) –All injected transition faults detected for nominal and MonteCarlo (MC) case –Max. response times of ca. 500 ps (nominal) and ca. 1 ns (MC) –Area offset of 25 % –Very low increase in power dissipation Conclusions

15 Sill Torres, Bastos: mBBICS Thank you! OptMA lab / ART