CSE477 L00 ReadMe.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Read Me Mary Jane Irwin ( www.cse.psu.edu/~mji )www.cse.psu.edu/~mji Vijay.

Slides:



Advertisements
Similar presentations
Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.
Advertisements

Leakage Energy Management in Cache Hierarchies L. Li, I. Kadayif, Y-F. Tsai, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, and A. Sivasubramaniam Penn State.
Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.
Introduction to Digital Systems By Dr. John Abraham UT-Panam.
Analog VLSI Design Nguyen Cao Qui.
VLSI Curriculum Workshop
WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.
CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.
CSE431 ReadMe.1Irwin, PSU, 2008 CSE 431 Computer Architecture Fall 2008 Read Me Mary Jane Irwin ( )
Important note regarding Pre-Lab this week This week you will finish the audio amplifier project by building the tone control and amplifier. In order to.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Digital Integrated Circuits Introduction Philip Leong CEG3470 Digital Circuits.
Digital Circuit Simulations Deborah Barnett, Tidehaven High School Tidehaven ISD Dr. Peng Li, Assistant Professor (faculty mentor) Department of Electrical.
Assignment II Integrated Circuits Design Ping-Hsiu Lee Reagan High School, Houston I. S. D. Deborah Barnett Tidehaven High School, Tidehaven I. S. D. Faculty.
Lecture #24 Gates to circuits
Chapter 01 An Overview of VLSI
EET 4250: Chapter 1 Performance Measurement, Instruction Count & CPI Acknowledgements: Some slides and lecture notes for this course adapted from Prof.
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
Modern VLSI Design 2e: Chapter 6 Copyright  1998 Prentice Hall PTR Topics n Memories: –ROM; –SRAM; –DRAM. n PLAs.
CMOS VLSIAnalog DesignSlide 1 CMOS VLSI Analog Design.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
EC1354 – VLSI DESIGN SEMESTER VI
ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.
CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 17: Static Sequential Circuits Mary Jane Irwin.
Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 04: CMOS Inverter (static view) Mary Jane.
Design and Implementation of VLSI Systems (EN1600) lecture01 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.
Studying for the PhD Qualifying Exam Electrical and Computer Engineering Department Professor Adam Hoover Chair of Computer Architecture Exam Area Fall,
Evolution in Complexity Evolution in Transistor Count.
Irwin Fall 2006 PSU CSE331 Computer Organization and Design Fall 2007 Read Me Mary Jane Irwin ( Course url:
CSE477 L01 Introduction.1Irwin&Vijay, PSU, 2002 ECE484 VLSI Digital Circuits Fall 2014 Lecture 01: Introduction Adapted from slides provided by Mary Jane.
EET 4250: Chapter 1 Computer Abstractions and Technology Acknowledgements: Some slides and lecture notes for this course adapted from Prof. Mary Jane Irwin.
A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.
THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.
Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Roadmap Problems Algorithms.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 5, 2012 Introduction and.
CSE477 L01 Introduction.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 01: Introduction Mary Jane Irwin (
CSE477 L17 Static Sequential Logic.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 17: Static Sequential Circuits Mary Jane Irwin.
Lecture 0. Course Introduction Prof. Taeweon Suh Computer Science Education Korea University ECM585 Special Topics in Computer Design.
Operations Fall 2015 Bruce Duggan Providence University College.
1 CPRE210: Introduction to Digital Design Instructor –Arun K. Somani –Tel: – –Office Hours: MWF 10:00-11:00 Teaching Assistant.
EE210 Digital Electronics Introductory Class January 26, 2009.
CSE477 L24 RAM Cores.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 24: RAM Cores Mary Jane Irwin ( )
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 1: September 8, 2010 Introduction and.
CSE477 L23 Memories.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 23: Semiconductor Memories Mary Jane Irwin (
Background: VLSI Courses at Lafayette  ECE VLSI Circuit Design  Original form: “tall thin designer”  VLSI Processing  CMOS Transistor Characteristics.
CSE477 L01 Introduction.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 01: Introduction Mary Jane Irwin (
CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (
Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.
An Introduction to VLSI (Very Large Scale Integrated) Circuit Design
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course MOS circuits: basic construction.
1 Contents Reviewed Rabaey CH 3, 4, and 6. 2 Physical Structure of MOS Transistors: the NMOS [Adapted from Principles of CMOS VLSI Design by Weste & Eshraghian]
EMT 241/3 INTRODUCTION TO IC LAYOUT Semester II 2007/08 School of Microelectronic Engineering Universiti Malaysia Perlis.
EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Introduction to CMOS Transistor and Transistor Fundamental
CSE477 L21 Multiplier Design.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 21: Multiplier Design Mary Jane Irwin (
CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (
Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Design Technologies.
CSE431 ReadMe.1Irwin, PSU, 2005 CSE 431 Computer Architecture Fall 2005 Read Me Mary Jane Irwin ( )
CSE477 VLSI Digital Circuits Fall 2003 Lecture 21: Multiplier Design
CSE 575 Computer Arithmetic Spring 2002 Mary Jane Irwin (www. cse. psu
Mary Jane Irwin ( ) CSE477 VLSI Digital Circuits Fall 2002 Lecture 22: Shifters, Decoders, Muxes Mary Jane.
CSE 431 Computer Architecture Fall Lecture 15: Midterm Exam Review
CSE477 VLSI Digital Circuits Fall 2002 Lecture 14: Midterm Review
HIGH LEVEL SYNTHESIS.
Presentation transcript:

CSE477 L00 ReadMe.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Read Me Mary Jane Irwin ( ) Vijay Narayanan ( ) [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

CSE477 L00 ReadMe.2Irwin&Vijay, PSU, 2002 Permissions to Use Conditions  Permission is granted to copy and distribute this slide set for educational purposes only, provided that the complete bibliographic citation and following credit line is included: "Copyright 2002 J. Rabaey et al." Permission is granted to alter and distribute this material provided that the following credit line is included: "Adapted from (complete bibliographic citation). Copyright 2002 J. Rabaey et al." This material may not be copied or distributed for commercial purposes without express written permission of the copyright holders.  Vijay Narayanan and Mary Jane Irwin also ask that you acknowledge our (considerable) efforts in some way. One way is to acknowledge that your slides are adapted from ours on the first slide of each set of slides - or to retain our copyright.

CSE477 L00 ReadMe.3Irwin&Vijay, PSU, 2002 Course Details  The slides are for a 15 week (full semester) senior and early graduate level course in computer science and engineering. It is taken by undergraduate computer engineering majors, graduate computer science and engineering majors, and both undergraduate and graduate electrical engineering majors.  The course, CSE 477, covers topics in VLSI digital circuits (Digital integrated circuit design, layout, simulation, and fabrications; VLSI design techniques and system architecture; computer-aided design tools and techniques).  The course prerequisites are a senior undergraduate level switching theory and logic design of digital circuits course and a junior level electronic circuit design course (properties of fundamental electronic devices, analysis of DC, C, small-signal and nonlinear behavior, analog and digital circuit design applications).

CSE477 L00 ReadMe.4Irwin&Vijay, PSU, 2002 Course Structure  The course at Penn State differs in style and structure from that taught at UCB. The course at PSU is a design intensive course - students get their first design project the first week of class. Thus, we cover the material somewhat out of order at the beginning of the semester to give the students the information they need to get started designing circuits. The (rough) outline we use is on the next slide.  Tools used currently are max and sue (from MMI, bought by Juniper Networks). These tools are, unfortunately, no longer being distributed by Juniper. They are a modern day version of the old magic tool set. We also use HSPICE from Synopsys for circuit level simulation. All designs are done in 0.25 micron (with a nominal supply voltage of 2.5V).  A significant design project (in teams of two) is assigned during the semester.

CSE477 L00 ReadMe.5Irwin&Vijay, PSU, 2002 Course Outline WkTopicDIC ReadingHW 1Introduction, design metrics1HW1 2MOS transistors, CMOS inverters – the static view & Manufacturing process, Static CMOS logic & HW2 4Pass transistor logic, MOS transistor C and R6.2.3 & The wire4HW3 6CMOS inverter – the dynamic view Catch-up, review and midterm examinationMidterm exam weekHW4 8Dynamic CMOS logic, Timing metrics & 7.1 9Static and dynamic sequential circuits & Coping with interconnect9HW5 11Timing issues, Datapaths & Adders, Multipliers, Shifters Other arith. op’s, Memory classes and ROM cores & SRAM, DRAM, CAM cores, Memory peripheral circuitr Design for test, Tech. trends and scaling issuesH & 2.5, 3.5, 4.6, 5.6

CSE477 L00 ReadMe.6Irwin&Vijay, PSU, 2002 Keeping Your Students Awake and Involved  Throughout the set of slides, you will often see two slides that are almost identical. One is for the class handout and is missing some key points (it is marked in the notes section as “for class handout”). The other is for lecture (marked “for lecture”) where the key points are included and are animated to appear as students respond to questions posed to them in class. l Put the “for lecture” slide in hide mode when preparing class handouts and the “for class handouts” in hide mode when preparing lectures l A sample pair of slides follows  Note that the graphs from DIC have been converted into powerpoint graphs so that they could be animated effectively. The data used to construct the graph is only approximate; it was constructed to make the graphs as similar to the graphs in DIC as possible (given the considerable limitations of ppt).  The notes section contains backup for each slide from DIC.

CSE477 L00 ReadMe.7Irwin&Vijay, PSU, 2002 CMOS Inverter VTC V in (V) V out (V)

CSE477 L00 ReadMe.8Irwin&Vijay, PSU, 2002 CMOS Inverter VTC V in (V) V out (V) NMOS off PMOS res NMOS sat PMOS res NMOS sat PMOS sat NMOS res PMOS sat NMOS res PMOS off