Scott Robinson Aaron Sikorski Peter Phelps.  Introduction  FIR Filter Design  Optimization  Application  Edge Detection  Sobel Filter  Communications.

Slides:

Advertisements

Similar presentations

Optimization of Parallel Task Execution on the Adaptive Reconfigurable Group Organized Computing System Presenter: Lev Kirischian Department of Electrical.

Advertisements

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.

Distributed Arithmetic

Computational Biology, Part 23 Biological Imaging II Robert F. Murphy Copyright  1996, 1999, All rights reserved.

ARM-DSP Multicore Considerations CT Scan Example.

Datapath Functional Units. Outline  Comparators  Shifters  Multi-input Adders  Multipliers.

Video transmission using USRP

Virtual Dart: An Augmented Reality Game on Mobile Device Supervisor: Professor Michael R. Lyu Prepared by: Lai Chung Sum Siu Ho Tung.

Imperium Accelero 9K Group Members Ian Ferguson Nathan Liesch Luis Ramirez Mark Willson.

Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik

Kazi Spring 2008CSCI 6601 CSCI-660 Introduction to VLSI Design Khurram Kazi.

Team Monte Cristo Joseph Carrafa Sharon Clark Scott Hassett Alex Mason The Deep Fried Game Station.

AMC – Adaptive Mirror Controller Project supervised by: Mony Orbach Project performed by: Koren Erez, Turgeman Tomer Project supervised by: Mony Orbach.

A CHAT CLIENT-SERVER MODULE IN JAVA BY MAHTAB M HUSSAIN MAYANK MOHAN ISE 582 FALL 2003 PROJECT.

Pipelining and Retiming 1 Pipelining  Adding registers along a path  split combinational logic into multiple cycles  increase clock rate  increase.

VLSI Design Spring03 UCSC By Prof Scott Wakefield Final Project By Shaoming Ding Jun Hu

Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.

Digital Design – Optimizations and Tradeoffs

Page 1 CS Department Parallel Design of JPEG2000 Image Compression Xiuzhen Huang CS Department UC Santa Barbara April 30th, 2003.

Digital Kommunikationselektronik TNE027 Lecture 4 1 Finite Impulse Response (FIR) Digital Filters Digital filters are rapidly replacing classic analog.

VHDL Coding Exercise 4: FIR Filter. Where to start? AlgorithmArchitecture RTL- Block diagram VHDL-Code Designspace Exploration Feedback Optimization.

Final Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik

Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik

Introduction to CMOS VLSI Design Datapath Functional Units

Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.

Chapter 3 Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Building Functions.

0 - 1 © 2010 Texas Instruments Inc Practical Audio Experiments using the TMS320C5505 USB Stick “FIR Filters” Texas Instruments University Programme Teaching.

Transition Converter " Supply signals from new antennas to old correlator. " Will be discarded or abandoned in place when old correlator is turned off.

Lab 2: Capturing and Displaying Digital Image

DARPA Digital Audio Receiver, Processor and Amplifier Group Z James Cotton Bobak Nazer Ryan Verret.

Experiment #3A: Introduction to Function Reduction, Function Forms, and VHDL Implementation CPE 169 Digital Design Laboratory.

Introduction to Adaptive Digital Filters Algorithms

Aug Shift Operations Source: David Harris. Aug Shifter Implementation Regular layout, can be compact, use transmission gates to avoid threshold.

H.264 Deblocking Filter Irfan Ullah Department of Information and Communication Engineering Myongji university, Yongin, South Korea Copyright © solarlits.com.

SIGCOMM 2002 New Directions in Traffic Measurement and Accounting Focusing on the Elephants, Ignoring the Mice Cristian Estan and George Varghese University.

High Speed, Low Power FIR Digital Filter Implementation Presented by, Praveen Dongara and Rahul Bhasin.

Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.

ECE532 Final Project Demo Disparity Map Generation on a FPGA Using Stereoscopic Cameras ECE532 Final Project Demo Team 3 – Alim, Muhammad, Yu Ting.

Data Handling Stephen Kaye Caltech Data Format in Pipeline 16 Bit data from ADC FPGA combines multiple conversions (subtract 5 reset, add.

Description and Analysis of MULTIPLIERS using LAVA.

Scott Robinson Aaron Sikorski Peter Phelps.  Introduction  FIR Filter Design  Optimization  Application  Edge Detection  Sobel Filter  Communications.

Paper Review Avelino Zepeda Martinez High Performance Reconfigurable Pipelined Matrix Multiplication Module Designer.

Computational Biology, Part 23 Biological Imaging III G. Steven Vanni Robert F. Murphy Copyright  1998, All rights reserved.

Team Babbage Charles Maingi Seph Newman Jon Rollman Nils Schlupp.

ECE 448: Lab 6 DSP and FPGA Embedded Resources (Digital Downconverter)

SIMD Image Processor Eric Liskay Andrew Northy Neraj Kumar 1.

An Implementation of the Median Filter and Its Effectiveness on Different Kinds of Images Kevin Liu Thomas Jefferson High School for Science.

Picture Manipulation using Hardware Presents by- Uri Tsipin & Ran Mizrahi Supervisor– Moshe Porian Characterization presentation Dual-semester project.

Spatiotemporal Saliency Map of a Video Sequence in FPGA hardware David Boland Acknowledgements: Professor Peter Cheung Mr Yang Liu.

© 2010 Altera Corporation - Public Lutiac – Small Soft Processors for Small Programs David Galloway and David Lewis November 18, 2010.

A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.

Edge Detection. 256x256 Byte image UART interface PC FPGA 1 Byte every a few hundred cycles of FPGA Sobel circuit Edge and direction.

IT3002 Computer Architecture

DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:

Teaching Digital Logic courses with Altera Technology

Rate-Based Query Optimization for Streaming Information Sources Stratis D. Viglas Jeffrey F. Naughton.

Edge Segmentation in Computer Images CSE350/ Sep 03.

TOPIC 12 IMAGE SEGMENTATION & MORPHOLOGY. Image segmentation is approached from three different perspectives :. Region detection: each pixel is assigned.

Comparison of Various Multipliers for Performance Issues 24 March Depart. Of Electronics By: Manto Kwan High Speed & Low Power ASIC

FPGA BASED REAL TIME VIDEO PROCESSING Characterization presentation Presented by: Roman Kofman Sergey Kleyman Supervisor: Mike Sumszyk.

1 The ALU l ALU includes combinational logic. –Combinational logic  a change in inputs directly causes a change in output, after a characteristic delay.

Filters– Chapter 6. Filter Difference between a Filter and a Point Operation is that a Filter utilizes a neighborhood of pixels from the input image to.

Full Adder Truth Table Conjugate Symmetry A B C CARRY SUM

Hiba Tariq School of Engineering

9th Lecture - Image Filters

Multiplier-less Multiplication by Constants

The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.

Comparison of Various Multipliers for Performance Issues

Christian Hackmann and Evert Nord

Optimizing RTL for EFLX Tony Kozaczuk, Shuying Fan December 21, 2016

Presentation transcript:

Scott Robinson Aaron Sikorski Peter Phelps

 Introduction  FIR Filter Design  Optimization  Application  Edge Detection  Sobel Filter  Communications  Design Process Flow  Conclusion

 Goal: Improve and apply our previously designed. Implement specific design on NEXYS2 FPGA.  Requirements: The FPGA must communicate with a host PC through the USB interface.

 N-bit input values, M-bit tap values, K-bit taps  Each blog is separate module  The multipliers include the Booth encoding and Wallace tree in one module

 Removed unnecessary pipelining in our full- adder module.  Changed our Booth constants to be generated on the tap values.  Moved the Booth encoding to outside of the Multiplier module.  Greatly reduced the area required while not sacrificing any speed by minimizing the replication of logic.

… Multiplier 1 Multiplier K Input [t]Input [t-K] Booth Encoder Wallace Tree Partial Product Generator Booth Encoder Wallace Tree Partial Product Generator … Multiplier 1 Multiplier K Tap 1 … Tap K Wallace Tree Partial Product Generator Wallace Tree Partial Product Generator Input [t]Input [t-K] Booth Encoder Old DesignNew Design

Old Design: New Design: 132% 64% 272 MHz 273 MHz

 Find all areas with large brightness change  Generally mark an edge between regions  Used in facial recognition, OCR, obstacle avoidance, tracking

 Test were run in Matlab to make sure we knew what we were doing  Also to provide comparison number to make sure we got it right [INSERT MATLAB GENERATED SAMPLES]

 Sobel filter can be represented as the sum of three FIR filters – see below FIR Filter Adder

 Uses a state machine to control input/output destination  Keep it simple by passing minimum inputs/outputs each transmission (3 in/1 out)  Too slow  Estimated 50 minutes on a 150x200 pixel image  Logical complexity does not increase that much for longer transmission (one more state)

 Add more states to enable passing more information per transmission  60 input bytes/20 output bytes  Requires additional states  Speeds now allow 150x200 in <3 minutes

 Mix of Matlab and C (based on usb_demo)  Matlab opens the image file and creates a data file that arranges the pixels into tupels  Displays the starting image and waits for the C program

 C program reads from this file  Sends out 60 bytes at a time  20 received bytes are written to another file  Matlab resumes  Reads output from C program  Recreates the processed image

Questions?