Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential CERN openlab ICT Challenges workshop Claudio Bellini Business Development.

Slides:



Advertisements
Similar presentations
1 Keith D. Underwood, Eric Borch May 16, 2011 A Unified Algorithm for both Randomized Deterministic and Adaptive Routing in Torus Networks.
Advertisements

11 Auto Regression Analysis Shuang He Intel Linux Graphics Validation Team Open Source Technology Center
© 2014 Microsoft Corporation. All rights reserved.
Software & Services Group Developer Products Division Copyright© 2013, Intel Corporation. All rights reserved. *Other brands and names are the property.
Order management and Order fulfillment Prabhu Padhi, Meera Mahabala Senior Program Manager.
Guðmundur Helgi Axelsson Program Manager End of Day and Statement Posting.
Intel® Education Fluid Math™
1 The World’s Most Power Efficient Processors Performance and Scalability for Enterprise, Mobile and Embedded Solutions ARM Cortex Processors The World’s.
Visit our Focus Rooms Evaluation of Implementation Proposals by Dynamics AX R&D Solution Architecture & Industry Experts Gain further insights on Dynamics.
Visit our Focus Rooms Evaluation of Implementation Proposals by Dynamics AX R&D Solution Architecture & Industry Experts Gain further insights on Dynamics.
Feb 6-7, 2104 Hyatt Residency Bellevue. Prabhu Padhi.
HEVC Commentary and a call for local temporal distortion metrics Mark Buxton - Intel Corporation.
Guðmundur Helgi Axelsson Program Manager Inventory and Replenishment.
Yabin Liu and Scott Tucker Dynamics Retail Developer Experience (CRT and POS)
Visit our Focus Rooms Evaluation of Implementation Proposals by Dynamics AX R&D Solution Architecture & Industry Experts Gain further insights on Dynamics.
Intel ® Server Platform Transitions Nov / Dec ‘07.
Online Channel Management
Intel® Education Read With Me Intel Solutions Summit 2015, Dallas, TX.
Yabin Liu Senior Program Manager Business Intelligence and Reporting.
Yabin Liu Senior Program Manager Credit Card Payment Processing.
Intel® Education Learning in Context: Science Journal Intel Solutions Summit 2015, Dallas, TX.
Scott Tucker Program Manager Customer and Loyalty.
Getting Reproducible Results with Intel® MKL 11.0
Orion Granatir Omar Rodriguez GDC 3/12/10 Don’t Dread Threads.
Evaluation of a DAG with Intel® CnC Mark Hampton Software and Services Group CnC MIT July 27, 2010.
IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.
1 Intel® Many Integrated Core (Intel® MIC) Architecture MARC Program Status and Essentials to Programming the Intel ® Xeon ® Phi ™ Coprocessor (based on.
Copyright © 2013 Intel Corporation. All rights reserved. Digital Signage for Growing Businesses November 2013.
Intel® Education Learning in Context: Concept Mapping Intel Solutions Summit 2015, Dallas, TX.
Partner Logo Overcoming Buyer Objections Q
Enterprise Platforms & Services Division (EPSD) JBOD Update October, 2012 Intel Confidential Copyright © 2012, Intel Corporation. All rights reserved.
Taking the Complexity out of Cluster Computing Vendor Update HPC User Forum Arend Dittmer Director Product Management HPC April,
Copyright © 2002, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners
Intel Confidential – For Use with Customers under NDA Only Revision - 01 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL®
IBIS-AMI and Direction Decisions
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
Copyright © 2006 Intel Corporation. WiMAX Wireless Broadband Access: The World Goes Wireless Michael Chen Director of Product & Platform Marketing Group.
Steve Pawlowski Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise Group Intel Corporation HPC: Energy Efficient Computing April.
Copyright © 2008 Intel Corporation. All rights reserved. Intel Delivering Leadership HPC Technology – today and tomorrow – …for Grids …for Grids Sept 22th,
Recognizing Potential Parallelism Introduction to Parallel Programming Part 1.
Visit our Focus Rooms Evaluation of Implementation Proposals by Dynamics AX R&D Solution Architecture & Industry Experts Gain further insights on Dynamics.
The Drive to Improved Performance/watt and Increasing Compute Density Steve Pawlowski Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise.
Visit our Focus Rooms Evaluation of Implementation Proposals by Dynamics AX R&D Solution Architecture & Industry Experts Gain further insights on Dynamics.
Visit our Focus Rooms Evaluation of Implementation Proposals by Dynamics AX R&D Solution Architecture & Industry Experts Gain further insights on Dynamics.
Boxed Processor Stocking Plans Server & Mobile Q1’08 Product Available through February’08.
Virtualization for the Win! Scaling Electronic Sports League’s servers way up Sreeram Sammeta Paul Lindberg Intel.
Josef Schauer Program Manager Previous version support.
Revision - 01 Intel Confidential Page 1 Intel HPC Update Norfolk, VA April 2008.
© 2012 IBM Corporation IBM Security Systems 1 © 2012 IBM Corporation Cloud Security: Who do you trust? Martin Borrett Director of the IBM Institute for.
Josef Schauer Program Manager Commerce Data Exchange.
INTEL CONFIDENTIAL Intel® Smart Connect Technology Remote Wake with WakeMyPC November 2013 – Revision 1.2 CDI/IBP #:
Meera Mahabala Program Manager Online storefront.
Feb 6-7, 2104 Hyatt Residency Bellevue. Yabin Liu Program Manager.
Josef Schauer Program Manager Retail headquarters setup.
16 February 2011 Herbert Cornelius Intel. Copyright © 2011 Intel Corporation. All rights reserved. *Other brands and names are the property of their respective.
Copyright ® Intel Corporation All rights reserved. Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.
1 Game Developers Conference 2008 Comparative Analysis of Game Parallelization Dmitry Eremin Senior Software Engineer, Intel Software and Solutions Group.
High throughput computing collaboration (HTCC) Jon Machen, Network Software Specialist DCG IPAG, EU Exascale Labs INTEL Switzerland.
Only Use FD.io VPP to Achieve high performance service function chaining Yi Intel.
Connectivity to bank and sample account structure
Using Parallelspace TEAM Models to Design and Create Custom Profiles
Microsoft Dynamics Retail Conference 2014
Parallelspace PowerPoint Template for ArchiMate® 2.1 version 1.1
Parallelspace PowerPoint Template for ArchiMate® 2.1 version 2.0
Many-core Software Development Platforms
Digital Video Solutions For Any Content Anywhere March 2010
A Proposed New Standard: Common Privacy Vulnerability Scoring System (CPVSS) Jonathan Fox, Privacy Office/PDIT Harold A. Toomey, PSG/ISecG Jason M. Fung,
12/26/2018 5:07 AM Leap forward with fast, agile & trusted solutions from Intel & Microsoft* Eman Yarlagadda (for Christine McMonigal) Hybrid Cloud – Product.
Ideas for adding FPGA Accelerators to DPDK
Expanded CPU resource pool with
Presentation transcript:

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential CERN openlab ICT Challenges workshop Claudio Bellini Business Development Manager Intel Dec, 2013 Claudio Bellini Business Development Manager Intel Dec, 2013 TO COMPETE, YOU MUST COMPUTE!

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Agenda  Openlab collaboration  Intel technology evolution  Intel openlab engagement  Q&A 2

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Openlab  Great collaboration from openlab –Engineering feedback on Intel products –S/w collaboration with HEP community –Dissemination seminars and workshop –Communication program

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Innovation Interconnect Memory Processor Performance Reliability & Resiliency Standard Programming Model for Parallelism Power Efficiency

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Manufacturing technology and power efficiency At NTV, leakage power is substantial portion of the total power Product Baseline Memory VR CPU Core VR Sys Agent VR IO VR PLL VR Die IVR Integrated Voltage Regulator Network Integration New memory architecture and system memory hierarchy Siph communication

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Ecosystem Collaborating to accelerate the pace of discovery For More information visit the Intel® Academic Program at: Intel® Parallel Computing Centers http: //software.intel.com/academic Building the Next Wave of HPC Users … with more to come ExaScale Computing Research Lab, Paris Performance and scalability of Exascale applications Tools for performance characterization Comms avoiding algorithms Architectural simulation Architectural simulation Scalable kernels and RT ExaScience Lab, Leuven Scalable RTS and tools New algorithms Intel and BSC Exascale Lab, Barcelona ExaCluster Lab, Jülich Exascale cluster scalability and reliability

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential HPC Expertise Intellectual Property World-class Interconnects HPC Expertise Fabric Management & Software Highest Performance, Scalable IB Products Low-latency Ethernet Switching Data Center Ethernet Expertise High Radix & Low Radix Switch Products Market Leading Compute & Ethernet Products Platform Expertise Unprecedented Rate of Innovation in HPC Fabric Next Front of System Innovation: Fabrics Other brands and names are the property of their respective owners.

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Innovation : Intel Silicon Photonics 8 SiPh has the potentiality to dramatically reduce the cost of optical communication technology

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Transformation of Intel 9 PC Chip Company Computing Solutions Provider “Intel is changing to a full computing solutions company” – Paul S. Otellini, CEO, Intel

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Internet of Things : Software Innovation Intel® Distribution of Apache Hadoop InfiniBand Interconnect Hadoop Compute Nodes Lustre Storage Nodes Enterprise Edition Lustre Intel Distribution Hadoop

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Intel engagement with openlab DCSG : DataCenter and Connected System Group EMO : Emea Marketing Organization SSG : Software and Solution Group ILE : Intel Lab Europe

Thank You 12

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Backup

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential IA Ecosystem Breadth and Depth Software Building Blocks Processors Focused on Single Thread and Parallel Codes Hardware Building Blocks Fabrics Coprocessors Focused on Highly Parallel and Vectorized Codes Rack Optimized Servers Software and Services Pedestals & Workstations RAID Solutions Systems End Customers Customer Reference Boards System Validation Boards Linux Open Fabrics Compiler Open SHMEM GCC Compiler Many Others OpenMPI POCs & Targeted Services

Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS. Intel may make changes to specifications and product descriptions at any time, without notice. All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request. Penryn, Nehalem, Westmere, Sandy Bridge, and other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Intel, Xeon, Netburst, Core, VTune, and the Intel logo are trademarks of Intel Corporation in the United States and other countries. *Other names and brands may be claimed as the property of others. Copyright © 2010 Intel Corporation.