Sven Ubik, Petr Zejdl, Vladimir Smotlacha TNC-2006, Catania, 16.5.2006 Hardware anonymization.

Slides:



Advertisements
Similar presentations
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 Chapter 8: Monitoring the Network Connecting Networks.
Advertisements

Chapter 9: Access Control Lists
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
CS/CoE 535 : Snort Lite - Fall Snort Lite Members Michael Attig –Hardware Design / System Architecture Qian Wan –Software Design.
1 Fall 2005 Hardware Addressing and Frame Identification Qutaibah Malluhi CSE Department Qatar University.
t Popularity of the Internet t Provides universal interconnection between individual groups that use different hardware suited for their needs t Based.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
Chapter 9 Hardware Addressing & Frame Type Identification EE 526 Presentation by Ryan Star.
ECE 526 – Network Processing Systems Design
Chapter 9 Classification And Forwarding. Outline.
Chapter 6 Memory and Programmable Logic Devices
6. The CPU and Memory Chapt. 7.
More Basics of CPU Design Lecture for CPSC 5155 Edward Bosworth, Ph.D. Computer Science Department Columbus State University.
Sven Ubik, CESNET TNC2004, Rhodos, 9 June 2004 Performance monitoring of high-speed networks from NREN perspective.
Sven Ubik, Petr Žejdl CESNET TNC2008, Brugges, 19 May 2008 Passive monitoring of 10 Gb/s lines with PC hardware.
Document Number ETH West Diamond Avenue - Third Floor, Gaithersburg, MD Phone: (301) Fax: (301)
Higher Computing Computer Systems S. McCrossan 1 Higher Grade Computing Studies 2. Computer Structure Computer Structure The traditional diagram of a computer...
Workpackage 3 New security algorithm design ICS-FORTH Paris, 30 th June 2008.
Page 1 NAT & VPN Lecture 8 Hassan Shuja 05/02/2006.
Chapter 13 – Network Security
Firmware based Array Sorter and Matlab testing suite Final Presentation August 2011 Elad Barzilay & Uri Natanzon Supervisor: Moshe Porian.
The Layered Protocol Wrappers 1 Florian Braun, Henry Fu The Layered Protocol Wrappers: A Solution to Streamline Networking Functions to Process ATM Cells,
Lecture 16 Today’s topics: –MARIE Instruction Decoding and Control –Hardwired control –Micro-programmed control 1.
© 2006 Cisco Systems, Inc. All rights reserved. Module 4: Implement the DiffServ QoS Model Lesson 4.2: Using NBAR for Classification.
Oracle Application Express Security. © 2009 Oracle Corporation Authentication Out-of-the-Box Pre-Configured Schemes LDAP Directory credentials Oracle.
Vladimír Smotlacha CESNET Full Packet Monitoring Sensors: Hardware and Software Challenges.
1 Chapter Overview Password Protection Security Models Firewalls Security Protocols.
Layer 3: Internet Protocol.  Content IP Address within the IP Header. IP Address Classes. Subnetting and Creating a Subnet. Network Layer and Path Determination.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
ECE 526 – Network Processing Systems Design Computer Architecture: traditional network processing systems implementation Chapter 4: D. E. Comer.
Chapter 9 Hardware Addressing and Frame Type Identification 1.Delivering and sending packets 2.Hardware addressing: specifying a destination 3. Broadcasting.
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
Vladimír Smotlacha CESNET High-speed Programmable Monitoring Adapter.
Efficient Cache Structures of IP Routers to Provide Policy-Based Services Graduate School of Engineering Osaka City University
Electronic Analog Computer Dr. Amin Danial Asham by.
EKT 221 : Chapter 4 Computer Design Basics
The Devil and Packet Trace Anonymization Authors: Ruoming Pang, Mark Allman, Vern Paxson and Jason Lee Published: ACM SIGCOMM Computer Communication Review,
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Control Unit.
An Efficient Gigabit Ethernet Switch Model for Large-Scale Simulation Dong (Kevin) Jin.
Picoblaze Overview EENG Introduction 8-bit microcontroller for Xilinx devices Soft Core – Soft Processor 5% of the resources of spartan 3 (3S200.
Spring 2000CS 4611 Router Construction Outline Switched Fabrics IP Routers Extensible (Active) Routers.
Speaker: Utku Özcan ASIC Designer, R&D, Netaş, Turkey Designers: Utku Özcan,ASIC Designer İsmail Hakkı Topçu, Hardware Designer Ömer Aydın, Senior System.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.
Instruction Sets: Characteristics and Functions  Software and Hardware interface Machine Instruction Characteristics Types of Operands Types of Operations.
Sven Ubik, Aleš Friedl CESNET TNC 2009, Malaga, Spain, 11 June 2009 Experience with passive monitoring deployment in GEANT2 network.
Block diagram of a computer system Basic components of a computer system using block diagrams: Cpu Memory Input and output unit Evolution of microprocessor.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
Implementing Combinational
Combinational Circuits
CISCO CERTIFIED NETWORK ASSOCIATE
Control Unit Lecture 6.
Introduction of microprocessor
Dr. Michael Nasief Lecture 2
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
COMPUTER NETWORKS CS610 Lecture-10 Hammad Khalid Khan.
Design of the Control Unit for One-cycle Instruction Execution
Chapter 8: Monitoring the Network
Firewalls Routers, Switches, Hubs VPNs
Layered Protocol Wrappers Design and Interface review
A Simple Two-Pass Assembler
CCE1030 Computer Networking
Combinational Circuits
ECE 352 Digital System Fundamentals
Chapter 13: I/O Systems.
Computer Architecture Assembly Language
SPINE: Surveillance protection in the network Elements
Presentation transcript:

Sven Ubik, Petr Zejdl, Vladimir Smotlacha TNC-2006, Catania, Hardware anonymization

Passive monitoring Problem: access to sensitive information in payload and headers. corporation data network management personal data private data (credit card numbers, accounts, passwords) activities of person, used services favorite URLs Restriction in data processing administrative technical

Anonymization Traditional anonymization rule (NLANR): source IP address is encrypted destination IP packet is encrypted payload is completely removed

Anonymization methods Balance: privacy x useful information encryption no information is lost, controlled access hashing information is lost, can be compared randomization, clearing data are lost

Software x hardware Software approach full control easily configurable flexible (new methods) Hardware approach real data only on card trustworthy processing no access for system operator saves CPU capacity

Perfect monitoring adapter 2 or more inputs, wirespeed classification of packets static dynamic on-board processing -> less data on system bus packet truncation packet sampling pattern searching calculation of statistics anonymization

On-board anonymization On-board anonymization in Lobster: COMBO6 card + Scampi monitoring firmware programmable Transformation Unit (TU) TU is implemented as „nanoprocessor“ up 256 different classes of packets

Position of TU in firmware

Transformation unit (TU)

Transformations Transformations that can be applied to header fields: - set to a specified constant - xor with a specified constant - set to a pseudorandom number - hash using map table - prefix-preserving IP address mapping - any combination of the above (e.g., first half of IP address set to constant, second half randomized)

TU ports (I/O signals) -- SFIFO interface TU_STU_REC : in 8 bits-- ID STU TU_SXU_LENGTH : in 14 bits-- Paket length TU_STU_VALID : in-- Data valid -- FIFO interface TU_FIFO_DO : in 16 bits-- Data input TU_FIFO_DV : in-- Data valid TU_FIFO_RD : out-- Data ready -- DISP interface TU_DISP_DI : out 16 bits-- Data output TU_DISP_DV : out-- Data valid TU_DISP_RD : in-- Data ready

ALU signals and operation A : in 16 bits -- operand A B : in 16 bits -- operand B OP : in -- operation code CIN : in -- carry flag input RES : out 16 bits -- result Z : out -- zero flag output C : out -- carry flag output Operation code: opADC -- addition with carry opSBB -- subtraction with carry opAND -- logical and opOR -- logical or opXOR -- logical xor opSHL -- logical shift to left opSHR -- logical shift to right opSWP -- low/high 8-bit swap

Testing setup traffic is sent from PC1 to PC2 traffic is mirrored to PC3 with COMBO card packet headers are anonymized on the card

Performance Packets pass through TU in 16-bit chunks per clock cycle (50 MHz clock) 1500-byte packets packets/s 788 Mb/s 64-byte packets packets/s 595 Mb/s Current bottleneck is the classification unit -> wire speed classification in Combo6X

A P I A part of new libfilter library: scampi_reset_classification(int mode); /* DIRECT or COMPLEX */ scampi_compile_filter(int filter_id, char *filter, u_int16 sau_mask, u_int8 stu_id, u_int8_pck_mask); int scampi_set_sau(int sau_id, sau_modes_t mode, u_int32_t init, u_int32_t threshold, int enable) scampi_compile_pck(char *searched_string, int cam_line, u_int_8 pck_mask); scampi_compile_transformation (int filter_id, int protocol, int field, int function, …); scampi_print_filters(); scampi_set_filters();

Thank you for your attention