1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.

Slides:



Advertisements
Similar presentations
April 26-27, 2001 Ed Hall Work in Progress – Not for Publication Modeling and Simulation TWG Attendees Wim ShoenmakerEurope Gilles Le CarvalEurope Herve.
Advertisements

Modeling and Simulation TWG Hsinchu Dec. 6, Modeling and Simulation TWG Paco Leon, Intel International TWG Members: I. Bork, Infineon E. Hall, Motorola.
4 December 2002, ITRS 2002 Update Conference Interconnect Working Group ITRS December 2002 Tokyo.
DRAFT - NOT FOR PUBLICATION 14 July 2004 – ITRS Summer Conference Modeling and Simulation ITWG Jürgen Lorenz - Fraunhofer-IISB ITWG/TWG Members H. Jaouen,
ITRS Summer Public Conference, July 15, San Francisco, CA, USA 1 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – Chairperson M&S ITWG ITWG/TWG.
2 December 2003 – ITRS Public Conference Hsin Chu, Taiwan Modeling and Simulation ITWG Jürgen Lorenz - Fraunhofer-IISB ITWG/TWG Members H. Jaouen, STM.
24 July 2002 Work In Progress – Not for Publication Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer,
Modeling and Simulation ITWG San Francisco, July 24, July 2002 Work In Progress – Not for Publication Modeling and Simulation ITWG Jürgen Lorenz.
DRAFT – Work In Progress - NOT FOR PUBLICATION 13 July 2005 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – chairperson M&S ITWG ITWG Members.
4 December 2002, ITRS 2002 Update Conference Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer, Infineon.
Modeling and Simulation ITWG Tokyo, December 4, 2002 Modeling and Simulation ITWG Jürgen Lorenz - FhG-IISB ITWG/TWG Members H. Jaouen, STM * W. Molzer,
ITRS Winter Public Conference, December 9, Seoul, Korea 1 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – Chairperson M&S ITWG ITWG/TWG.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 Modeling and Simulation ITWG Jürgen Lorenz – Fraunhofer IISB – chairperson M&S ITWG.
ITRS Summer Conference 2007 Moscone Center San Francisco, USA 1 DRAFT – Work In Progress - NOT FOR PUBLICATION Modeling and Simulation ITWG Jürgen Lorenz.
Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
CMOS Fabrication EMT 251.
Aug 9-10, 2011 Nuclear Energy University Programs Materials: NEAMS Perspective James Peltz, Program Manager, NEAMS Crosscutting Methods and Tools.
ECE 6466 “IC Engineering” Dr. Wanda Wosik
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 CMOS Process Manufacturing Process.
Electronics Cooling Mechanical Power Engineering Dept.
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Surface micromachining

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
Nano Technology for Microelectronics Packaging
P. 1 basic research needs workshop for Carbon Capture: Beyond 2020 Plenary Midpoint Session March 4, Potential scientific impactPotential impact.
OVERVIEW ON PROCESS & DEVICE SIMULATION
1 Chemical Engineering Tools for Semiconductor Fabrication David Cohen, PhD AIChE Norcal Symposium April 12, 2005.
Steven J. Hillenius Executive Vice President Semiconductor Research Corporation Industrial perspective for university research trends Trends in Simulation.
Presented By : LAHSAINI Achraf & MAKARA Felipe.  Introduction  Difficult Challenges : > Difficult Challenges between 2013 – 2020 > Difficult Challenges.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
Nano-electronics Vision: Instrumentation and methods for analysis of atomic scale physical properties, and methods to correlate these properties with nano-electronic.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Design, Optimization, and Control for Multiscale Systems
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
Nanoscale Electrochemical Switches Dr. James G. Kushmerick OFFON.
AoE Project Nano-Process Modeling: Lithography modeling and device fabrication Philip Chan, Mansun Chan Department of ECE, HKUST Edmund Lam Department.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Digital Integrated Circuits A Design Perspective
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
2. Design Determine grating coupler period from theory: Determine grating coupler period from theory: Determine photonic crystal lattice type and dimensions.
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
On scale effects in composite modeling Larissa Gorbatikh Department of Mechanical Engineering The University of New Mexico Co-Sponsored by the National.
Role of Theory Model and understand catalytic processes at the electronic/atomistic level. This involves proposing atomic structures, suggesting reaction.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
Advanced Computing and Information Systems laboratory Nanocomputing technologies José A. B. Fortes Dpt. of Electrical and Computer Eng. and Dpt. of Computer.
Intel Job Process for Reliability Team Attend the Tech Talk Send your resume directly to ntel.com and ntel.com
Modelling and Simulation of Passive Optical Devices João Geraldo P. T. dos Reis and Henrique J. A. da Silva Introduction Integrated Optics is a field of.
Sandia NINE: Intel Expectations C. Michael Garner Technology Strategy.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
P RESENTATION ON MONOLITHIC MICROWAVE INTEGRATED CIRCUITS PASSIVE COMPONENTS SUBMITTED BY:- AJAY KAUSHIK(088/ECE/09 ) NAMAN KUMAR(082/ECE/09 )
Integrated Circuits.
ELECTRO FREEZING/HEATING FOIL
Prof. Jang-Ung Park (박장웅)
SINGLE CRYSTALS ISSUES TO ADDRESS -What is single crystal ?
Contact Resistance Modeling in HEMT Devices
BY SURAJ MENON S7,EEE,61.
Digital Integrated Circuits A Design Perspective
Challenges in Nanoelectronics: Process Variability
Atomistic simulations of contact physics Alejandro Strachan Materials Engineering PRISM, Fall 2007.
Atomistic materials simulations at The DoE NNSA/PSAAP PRISM Center
Chapter 7: DOPANT DIFFUSION
Multiscale Modeling and Simulation of Nanoengineering:
Parameter Space for Amorphous Oxide Semiconductors (AOSs)
Presentation transcript:

1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005

2 The major developments in the 2004 update are Ever increasing need for improved integration between the various areas of simulation, like Device and circuit or Interconnect and packaging In this update four new features have been added Full chip lithography simulation Novel memory devices Impact of process and materials on electrical performance and Material properties in general Updates 1. Modeling and Simulation Difficult Challenges 2. Modeling and Simulation Technology Requirements: Capabilities-Near-term 3. Modeling and Simulation Technology Requirements: Capabilities-Long-term

3 1. Modeling and Simulation Difficult Challenges High-frequency device and circuit modeling for GHz applications Scalable active and passive component models for compact circuit simulation. Co-design between interconnects and packaging Lithography simulation including NGL Methods to easily calibrate resist model kinetic and transport parameters Models that bridge requirements of speed and process development Experimental verification and simulation of ultra-high NA vector models, including polarization. Models and experimental verification of non-optical immersion lithography effects (topography and change of refractive index distribution)

4 Modeling and Simulation Difficult Challenges (cont’d) Ultimate nanoscale CMOS simulation capability Quantum based simulators. Gate stack models for ultra-thin dielectrics Models for device impact of statistical fluctuations in structure and dopant distributions. Phenomenological material models for stress engineering Modeling of Chemical, thermo mechanical and electrical properties of new materials Computational materials science tools to describe materials properties, process options and operating behavior for new materials applied in devices and interconnects. Models for air gap and novel integration in 3D interconnects including data for ultra thin material properties

5 2. Modeling and Simulation Technology Requirements: Capabilities-Near-term Exposure Include realistic properties of masks, birefringence of lenses and non-planar topographies. Simulation of immersion lithography. Full-chip lithography simulation Simulation of lithography and etching across whole exposure field to detect weak spots Diffusion and activation models Enhancement of models for Si based materials, including stress/strain and including flash/laser anneals and solid phase epitaxy. Deposition Electrical properties, stress including microstructure. Layout dependence; prediction of liquid dispense on planarity and gate pattern; coupling with etching and lithography models. (Adhesion and reliability, including microstructure, full molecular dynamics or atomistic feature scale models, prediction of surface properties. )

6 2. Modeling and Simulation Technology Requirements: Capabilities-Near-term (cont’d) Planarization Chip-level including dummy placement optimization, padwear and conditioning disc modeling, physics-based optimizations of rates, uniformity, and defect reduction Etching Surface physics based feature scale models Novel memory devices (MRAM, FeRAM,..) Processing, material properties and performance modeling of MRAMs, PCMs, FeRAMs and SONOS/ NROMs Process and Materials Impact on Electrical Performance Models that relate material properties (process related or fundamental) to electron transport (e.g in conducting lines). Includes models for electron scattering. Thermal-mechanical modeling Thermo-mechanical integrated models, include non-bulk porous material properties (Include reliability, especially life prediction) Algorithms Robust, reliable 3D grid generation especially for process simulation. Faster algorithms including linear solvers

7 3. Modeling and Simulation Technology Requirements: Capabilities-Long-term Resist technology Meso-scale resist models with finite molecule effects Advanced process models. Models for advanced doping techniques (Non-conventional photo-resist models and coupling with etch models. Atomistic process modeling. New technology needed) Alternative material models Calculation of thermal, mechanical and electronic properties, process impact on intrinsic material behaviour integrity and electrical performance under strain (Atomistic material model) Equipment impact on process results including material properties (Computer engineered materials and process recipes; predictive manufacturability and yield, full process integration models)

8 3. Modeling and Simulation Technology Requirements: Capabilities-Long-term (cont’d) Emerging device modeling Nanoscale simulation capability including accurate quantum effects Advanced circuit models (Circuit models for nanoscale devices and interconnects) Electrical/optical models Mixed electrical /optical analysis (Reliability prediction in coupled modeling) Numerical algorithms Efficient atomistic/quantum methods Ab-intio or molecular dynamics based topography simulations Hierarchical full-chip simulation

9 Thank you