Dopant Diffusion Scaling down MOSFET by 1/K calls for smaller junction depths. high deposit activation (n  N d )  Resistance  in S/D. N d (x j ) = N.

Slides:



Advertisements
Similar presentations
Secondary Ion Mass Spectrometry
Advertisements

Diffusion (continued)
Chapter 7 Dopant Diffusion
FABRICATION PROCESSES
ECE/ChE 4752: Microelectronics Processing Laboratory
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Chapter 7 Dopant Diffusion
Fick’s Laws Combining the continuity equation with the first law, we obtain Fick’s second law:
Formation of pn junction in deep silicon pores September 2002 By Xavier Badel, Jan Linnros, Martin Janson, John Österman Department of Microelectronics.
Center for High Resolution Electron Microscopy CENTER FOR SOLID STATE SCIENCES, ARIZONA STATE UNIVERSITY OFFICE OF NAVAL RESEARCH Two-dimensional electrical.
Deal-Grove Model Predictions Once B and B/A are determined, we can predict the thickness of the oxide versus time Once B and B/A are determined, we can.
Section 4: Thermal Oxidation
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
Electrical Techniques MSN506 notes. Electrical characterization Electronic properties of materials are closely related to the structure of the material.
Microelectronics Processing
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Chapter 1 RESISTIVITY.
Microelectronics Processing
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
Section 4: Diffusion part 2
ECE/ChE 4752: Microelectronics Processing Laboratory
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Chapter 8 Ion Implantation Instructor: Prof. Masoud Agah
ECE/ChE 4752: Microelectronics Processing Laboratory
Ion Implantation Topics: Deposition methods Implant
Section 6: Ion Implantation
Chapter 8 Ion Implantation
Techniques for determination of deep level trap parameters in irradiated silicon detectors AUTHOR: Irena Dolenc ADVISOR: prof. dr. Vladimir Cindro.
Chapter 7: DOPANT DIFFUSION
Models The first major model is that of Deal and Grove (1965) The first major model is that of Deal and Grove (1965) This lead to the linear/parabolic.
Thin Films and Diffusion. Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Post Anneal Solid State Regrowth
SILICON DETECTORS PART I Characteristics on semiconductors.
Updates of Iowa State University S. Dumpala, S. Broderick and K. Rajan Oct-2, 2013.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
CHE 333 CLASS 20 DIFFUSION.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
1 CHAPTER 7 Structure and Properties of Materials Defects and Properties : Point Defects and Diffusion.
Doping: Depositing impurities into Si in a controlled manner
Layer characterization
Lecture 9.0 Silicon Oxidation/Diffusion/Implantation.
Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion Implantation alternative to diffusion for the introduction.
Thin Oxides The new frontier. Volume 43, No Special Issue on Ultrathin Oxides.
Diffusion Chapter 5. Mechanics of Diffusion Primary method by which atoms mix Consider a drop of food coloring in a glass of water.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
© 2004 Dieter Ast, Edwin Kan This material has been edited for class presentation. Ion Implantation: The most controlled way to introduce dopants into.
Deep Level Transient Spectroscopy study of 3D silicon Mahfuza Ahmed.
Boron and Phosphorus Implantation Induced Electrically Active Defects in p-type Silicon Jayantha Senawiratne 1,a, Jeffery S. Cites 1, James G. Couillard.
A closer look at Diffusion: Part II March 2001 D.G. Ast.
Diffusion1 Dopant Diffusion (Jaeger Chapter 4 and Campbell Chapter 3) As indicated previously the main front-end processing in building a device or integrated.
Doping. 고려대학교 Center for MNB Sensor Technology 166.
Ion Implantation CEC, Inha University Chi-Ok Hwang.
Solid State Devices EE 3311 SMU
서강대학교 기계공학과 최범규(Choi, Bumkyoo)
Chapter 8 Ion Implantation
Example Design a B diffusion for a CMOS tub such that s=900/sq, xj=3m, and CB=11015/cc First, we calculate the average conductivity We cannot calculate.
Section 7: Diffusion Jaeger Chapter 4 EE143 – Ali Javey.
Fermi Level Dependent Diffusion in Silicon
Solid State Devices Fall 2011
Chapter 7: DOPANT DIFFUSION
Presentation transcript:

Dopant Diffusion Scaling down MOSFET by 1/K calls for smaller junction depths. high deposit activation (n  N d )  Resistance  in S/D. N d (x j ) = N asubstrate W t L Concept of Sheet Resistance of doped layers.  s [  /sq.]  4 point probe or van der Pauw In MOSFETs R contact + R source + R ext < 10% R chen  s  but keep x j small to avoid DIBL (conflicting requirements ResistivitySheet resistance L/W=# squares

VSLS: Shallow and Heavily Doped Junctions

Historical Development and Basic Concepts Development (40 years) in predeposition Solid-phase diffusion from glass layer. Gas phase deposition at high temperatures (B 2 H 6, PH 3, AsH 6 )  reproducibility; good only for solid sol. (too high N s ) Replace predeposition by ion implantation; good for bigger devices but difficult for small ones (TED) Return to diffusion 1960

Junction Formation – Process Choice

Dopant Solid Solubility Concentrations above SS limits result in inactive coplexes (defects,precipitates) Metastable electrical activation Practical concenrations for active P and As As complexes

Diffusion from a Microscopic Viewpoint Fick’s first law; D is a diffusivity, which depends on T not direction. Fick’s second law from: D = const. Fick’s II law in 3D

Analytic Solutions of the Diffusion Equation In steady state Gaussian Solution in an Infinite Medium

Gaussian Solution near a Surface Shallow implantation or deposited layer Delta layer’s thickness << X = 2 √(Dt) (final penetration) At the surface, if oxide growth occurs  dopant segregation

Error Function Solution in an Infinite Medium Tabulated (or approximated) Unlimited dopant supply from the source

Error – Function Solution near a Surface Surface concentration set by the solubility limits of the dopants C S (T) Q erfc increases with time. Q gauss is constant in time; it is set by a predeposition (erfc) preceding the diffusion (drive-in)

Intrinsic Diffusion coefficients of Dopants in Silicon Arrhenius fit Fast Diffusers Slow Diffusers Intrinsic Diffusion means that N dopant < n diffusion T 1000 °C, n i = 7.14 * cm -3 (1.45 * cm High dopant concentrations the diffusion is enhanced.

Successive Diffusion Steps T 1 followed by T 2 : Dt is a measure of thermal budget Transient Enhanced Diffusion (TED) and Concentration Enhanced Diffusion (CED) when D increases with C and/or crystallographic/point defects Computer Simulation includes diffusion enhancement Equiv. time

Design and Evaluation of Diffused Layer Surface Concentration determined from Rs (or  s ) and x j measurements Irvin’s curves for erfc and Gaussian profiles Example: Design a B diffusion process  s =900  /sq., xj = 3 µm for substrate C B = cm -3 Pick 1100 °C  D=1.5 * cm 2 sec -1 t = 6.8 hour (ex.: the well process) Use : Q=C(0,t)(  Dt) 1/2= 4.3*10 13 cm -2 implanted or predeposition From 950 °C, C sol.sol =2.5*10 20 cm -3, D=4.2*10 15 cm 2 sec -1 – not valid since C spread >>n i Delta function approx. Dt predep =2.3* << Dt drivein =3.7*10 -9 So Gaussian distribution is correct for the drive-in process

Manufacturing methods and Equipment Furnaces: horizontal,vertical (100 °C/min ramp) Temperatures: °C, N 2 (+O 2 low ) or Ar, O 2 when oxide must be grown °C/min to °C (  warpage) So  with T For TED defects induced by implantation show  D at low T than at high T. RTA goal:no diffusion but damage annealing/dopant activation Issues: 100 degC/sec ramp Single wafer processing sec process. Wafer T and uniformly measurement and control.

Measurement Methods SIMS – Secondary Ion Mass Spectroscopy – sensitivity –10 17 cm -3. Analysis of chemical concentration of dopants (both active and non active) Mass analyzed and counted  C(X) As, P, Sb  bombarded with Cs as primary ions  produce dopant ions. B, In  O (oxygen) “Knock on” – incident beam recoils atoms into the substrate(  with ion mass Cs>O  degrades depth resolution Sputtering rate at the surface increased by oxide  use lower energies down to 200 eV- 5keV to decrease sputtering (important for shallow junctions) Multilayer structures show matrix effect (sputtering yield and ion yield) and mixing (heavy Cs) Use oxygen bleed – keep ionization yield constant. Problems:

Spreading Resistance R(x)   (x)  n(x) Compare with C(x) from SIMS to get dopant activation. (information on defects, clusters etc.) 8’- 34’ From Wolf, VLSi Era

Sheet resistance Four point probe. (Figure 3.12); for shallow junctions use the Van De Pauw structure Capacitance Voltage C-V of a MOS Capacitor  C  X D (V)  x D (N)  N(x) TEM Cross Section Preparation of samples: Very complex Delineation by etching the doped silicon in HF: HNO3:CH3COOH 1 : 40 : 20 Doped silicon etch rate depends on dopant concentrations

2D Electrical Measurements Using Scanning Probe Microscopy Random distribution depends on the doping concentrations cm -3, cm -3, cm -3 STM – Scanning Tunneling Microscopy not useful  scanning capacitance (from STM or rather AFM) and Scanning Resistance. Problems: Cross-Section=preparation hard, Image interpretation (C  N) Inverse Electrical Measurements IV, CV of devices may not match simulated characteristics  make corrections as to the doping profiles.

Models and Simulations Numerical Solutions of the Diffusion Equations. No predetermined boundary conditions. Planar density of atoms Atoms jump between planes Hopping to a vacancy or exchange places with frequency For stable numerical solution Max. numerical interval means that we cannot have more than available number of atoms to jump in  t Adjacent concentrations calculated  SUPREM etc

Modification to Fick’s Loss to Account for Electric Field Effects. Set up by the increased concentrations Very strong effect of  at low concentrations The enhancement of diffusion by the electric field is by a factor of high concentrations. F.-II Law

Modifications to Fick’s Laws to Account for Concentration Dependent Diffusion ISO Concentration experiments: B 11 (substrate) B 10 diffusant give D A eff Neutral and charged point defects Different Activation Energies Ex: As at 1000°C For 1*10 18 cm -3  D As = 1.43* cm 2 sec -1 For 1*10 20 cm -3  D As = 1.65* cm 2 sec -1 5x10 20 cm cm -3 Experiment.

SUPREM Simulation deposition  Function doping CED Boxlike As Due to  filed effects

Segregation of Deposits at Interfaces Ex : Oxide Silicon Segregation h is the interface transfer coefficient. SIMS - for thick oxides can give k o (difficult measurements). - for thin oxides SIMS is inadequate (no steady state reached). So use V T or C-V areas. B segregates into the oxide P piles up at the Si Surface  Snowplow during oxidation. Flux:

Segregation; Interfacial Dopant Pileup. D AS << D p  steeper profile close to the interface. Dopant Loss at the surface - SIMS does not detect that. Important problem in small devices (dominant). Entrapped dopants can diffuse later. SUPREM includes a trapping flux. Very thin,  monolayer acts a sink for dopants (inactive there); Stripping of the oxide removes dopants.

The physical basis for diffusion on Atomic Scale Vacancy or exchange model. vacancy Typical diffusion in metals  use XRD to measure changes in lattice constant with T  extract vacancy concentration. For Si it is below the detection limit of XRD. V models used earlier for diffusion in Si especially CED; N v = f(E F ) Dopant and Si-I diffuse as bound pairs  split Dopant stays in the substitusional position, I released. Si – Interstitial (only) used in diffusion of dopants. Both are “Interstitial –” assisted diffusion. Kick - OutInterstitiency The role of interstitials-kick-out