© 2006 Synopsys, Inc. (1) CONFIDENTIAL Simulation and Formal Verification: What is the Synergy? Carl Pixley Disclaimer: These opinions are mine alone and.

Slides:

Advertisements

Similar presentations

Digital Systems Verification Lecture 13 Alessandra Nardi.

Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

1 General-Purpose Languages, High-Level Synthesis John Sanguinetti High-Level Modeling.

The need for AMS assertions Verify the analog/digital interfaces at block and SoC levels –Check properties involving voltages and currents –Check complex.

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

Using emulation for RTL performance verification

Introducing Formal Methods, Module 1, Version 1.1, Oct., Formal Specification and Analytical Verification L 5.

Presenter: PCLee – This paper outlines the MBAC tool for the generation of assertion checkers in hardware. We begin with a high-level presentation.

1 Speed, Drunkenness, and the Wall Does High Level Design/ESL Make Sense? Kris Konigsfeld Sr. Principal Engineer Oregon CPU Architecture Intel Corporation.

The Future of Formal: Academic, IC, EDA, and Software Perspectives Ziyad Hanna VP of Research and Chief Architect Jasper Design Automation Ziyad Hanna.

Hardware Functional Verification By: John Goss Verification Engineer IBM

Spring 07, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Verification Vishwani D. Agrawal James J. Danaher.

The Design Process Outline Goal Reading Design Domain Design Flow

Design For Verification Synopsys Inc, April 2003.

Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

EE694v-Verification-Lect5-1- Lecture 5 - Verification Tools Automation improves the efficiency and reliability of the verification process Some tools,

ECE 699: Lecture 2 ZYNQ Design Flow.

Transaction Based Modeling and Verification of Hardware Protocols Xiaofang Chen, Steven M. German and Ganesh Gopalakrishnan Supported in part by SRC Contract.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.

Test and Verification Solutions116 th April 2010 Silicon South West, “Testing Times” The Economics of Verification Mike Bartley, TVS.

© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.

Formal Techniques for Verification Using SystemC By Nasir Mahmood.

Programming Languages – Coding schemes used to write both systems and application software A programming language is an abstraction mechanism. It enables.

Simulation Management. Pass or Fail? Managing Simulations Regression Behavioral Models.

Design Constraint-Based Verification Carl Pixley Advanced Technology Group Synopsys, Inc. John Havlicek, Ken Albin Motorola Inc., Austin.

Using Mathematica for modeling, simulation and property checking of hardware systems Ghiath AL SAMMANE VDS group : Verification & Modeling of Digital systems.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Some Course Info Jean-Michel Chabloz. Main idea This is a course on writing efficient testbenches Very lab-centric course: –You are supposed to learn.

Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.

Presenter : Ching-Hua Huang 2013/7/15 A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation Citation : 15 Adir, A., Copty, S.

Copyright © 2002 Qualis Design Corporation Industry and Textbook Overview Qualis Design Corporation PO Box 4444 Beaverton, Oregon USA Phone:

1 H ardware D escription L anguages Modeling Digital Systems.

FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Design methodologies.

High Performance Embedded Computing © 2007 Elsevier Lecture 3: Design Methodologies Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte Based.

Configurable, reconfigurable, and run-time reconfigurable computing.

COE 405 Design and Modeling of Digital Systems

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.

1 Combinational Logic Design Digital Computer Logic Kashif Bashir

SystemVerilog. History Enhancement of Verilog Enhancement of Verilog 2002 – accellera publishes SystemVerilog – accellera publishes SystemVerilog.

1 Hybrid-Formal Coverage Convergence Dan Benua Synopsys Verification Group January 18, 2010.

The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.

CS Data Structures I Chapter 2 Principles of Programming & Software Engineering.

Unique Methodology. Highest Coverage. Fastest Time to Market. Formal Verification in the Industry: a 2020 Vision VIGYAN SINGHAL Oski Technology.

Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital.

©2011 Gary Smith EDA, Inc.All Rights Reserved. Reality and Responsibility in the EDA Market (EDP 2011) ©2011 Gary Smith EDA, Inc.All Rights Reserved.

ICS 216 Embedded Systems Validation and Test Instructor: Professor Ian G. Harris Department of Computer Science University of California Irvine.

An Overview of Hardware Design Methodology Ian Mitchelle De Vera.

FMCAD 2027: Will the FM Have a Real Impact on the CAD? Carl Pixley Disclaimer: These opinions are mine alone and not necessarily Synopsys’. Also, I tend.

© Copyright Alvarion Ltd. SVA Dafna Senderovich Jan 2006.

Teaching Functional Verification – Course Organization Design Automation Conference Sunday, June 9, 2002.

Classification of Simulators Logic Simulators Emulator-basedSchematic-basedHDL-based Event-drivenCycle-basedGateSystem.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

Problem: design complexity advances in a pace that far exceeds the pace in which verification technology advances. More accurately: (verification complexity)

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

ASIC Design Methodology

Digital System Design An Introduction to Verilog® HDL

Chapter 10 Verification and Validation of Simulation Models

332:437 Lecture 7 Verilog Hardware Description Language Basics

ECE 699: Lecture 3 ZYNQ Design Flow.

332:437 Lecture 7 Verilog Hardware Description Language Basics

Teaching Functional Verification – Course Organization

Debugging EECS150 Fall Lab Lecture #4 Sarah Swisher

332:437 Lecture 7 Verilog Hardware Description Language Basics

Debugging EECS150 Fall Lab Lecture #4 Sarah Swisher

H a r d w a r e M o d e l i n g O v e r v i e w

Digital Designs – What does it take

Presentation transcript:

© 2006 Synopsys, Inc. (1) CONFIDENTIAL Simulation and Formal Verification: What is the Synergy? Carl Pixley Disclaimer: These opinions are mine alone and not necessarily Synopsys’. Also, I tend toward hyperbole. November 14, 2006

© 2006 Synopsys, Inc. (2) FV & SIM similarities FM must use assertions. SIM may (or may not) use assertions. Neither REQUIRES a golden model. Both are used to find bugs. For unit level both need environmental assumptions  SIM needs a testbench.  FM needs constraints or synthesizable model.

© 2006 Synopsys, Inc. (3) Constraint Based Verification (of course) Reuse constraints as environments for MC & generators for simulation Reuse constraints as assertions in both FV & simulation Enable assume/guarantee Specify protocols with assertions Use constraints as assumptions for Boolean Equivalence checking ….

© 2006 Synopsys, Inc. (4) SIM/FV Problems Too many languages  Why VHDL & Verilog?  Why SVA & PSL & OVA?  Why E and SysVerilog?  Why 12 versions of C for various purposes?  EDA venders spend HUGE amounts of $$$ supporting languages. Don’t look for vendors to fix this:  We do what our customers pay for, no matter how ridiculous.

© 2006 Synopsys, Inc. (5) Solution: My rules 1. Don’t propose a hardware design language unless you ALSO propose a tool to cost effectively compare it to what gets implemented on the chip.  That pretty much means formal modeling and synthesis. 2. Don’t propose a language unless it can be used for formal analysis.  Case in point: Testbench languages

© 2006 Synopsys, Inc. (6) Synthesizable TB Synthesizable testbenches are possible! They are needed for a true SIM/FM synergy. FV needs formal model of design – pretty much synthesizable in the usual sense. Emulation could use Synthesizable TB also.  Put everything on the emulation box and let ‘er rip.

© 2006 Synopsys, Inc. (7) HL Design – Why?  Models in C are needed for software development and for showing IC development progress to customers.  Time to market Less code Simulation is faster and hence can be more comprehensive Transaction level is better for architectural decisions RTL has many implementation details in it making it irrelevant for many HL decisions.  Software can be run on software models of a design, e.g., Virtio and others

© 2006 Synopsys, Inc. (8) HL Design – Huge Research Opportunities Model Checking at the transaction level  Increased capacity?  Better environmental information? Equivalence verification to RTL Leverage SW checking techniques Coverage opportunities ….

© 2006 Synopsys, Inc. (9) Summary Constraint Based Verification Verifiable design languages Synthesizable Test Benches HL opportunities

© 2006 Synopsys, Inc. (10) Puzzle of the Month Fact 1: Verification accounts for 50% to 70% of the design resources (time, people, compute) on many chip projects. Fact 2: Verification tools make only a fraction of revenue compared with implementation tools (e.g., synthesis, place and route, DFM, etc.) in EDA.  FORMAL verification tools (including logic checking) make a VERY small fraction. WHY?

© 2006 Synopsys, Inc. (11) Backup slides