Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.

Slides:



Advertisements
Similar presentations
High Speed Data Acquisition Architectures. Some Basic Architectures Non-Buffered (streaming) FIFO Buffered Multiplexed RAM Ping Pong Multiplexed RAM Dual.
Advertisements

INPUT-OUTPUT ORGANIZATION
Chapter 5 Internal Memory
FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
System Design Tricks for Low-Power Video Processing Jonah Probell, Director of Multimedia Solutions, ARC International.
Programmable Logic Devices
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Programmable logic and FPGA
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
CPU Chips The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins.
ASPPRATECH.
BLDC MOTOR SPEED CONTROL USING EMBEDDED PROCESSOR
Microprocessor and Microcontroller Based Systems Instructor: Eng.Moayed N. EL Mobaied The Islamic University of Gaza Faculty of Engineering Electrical.
Compact Flash for CoolRunner™-II CPLDs. Quick Start Training Agenda Introduction What is Compact Flash? CoolRunner-II Implementation Block Diagram Applications.
INPUT-OUTPUT ORGANIZATION
Module I Overview of Computer Architecture and Organization.
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
Advanced Computers and Communications (ACC) Faculty Advisors: Dr. Charles Liu Dr. Helen Boussalis 10/25/20121NASA Grant URC NCC NNX08BA44A Student Assistants:
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Paper Review Building a Robust Software-based Router Using Network Processors.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
Hardware Design of High Speed Switch Fabric IC. Overall Architecture.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
Typical Microcontroller Purposes
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Owner : SAYD Cypress Confidential Sales Training 2/21/ FTDI FT232R vs. USB Serial CY7C65213 USB - UART Converter Cable USB to UART Conversion at.
Sales Training 3/15/2013 Owner : JOCA Cypress Confidential TI UCD90160 vs. Cypress PSoC 3 Power Supervision Applications More Rails on a One-chip Solution.
Cypress Semiconductor Corporation Cypress Confidential Sales Training 09//25/2012 Synaptics S320x vs. Cypress TMA46x Mobile Phone Applications Cypress.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
8279 KEYBOARD AND DISPLAY INTERFACING
Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.
Design of a Novel Bridge to Interface High Speed Image Sensors In Embedded Systems Tareq Hasan Khan ID: ECE, U of S Term Project (EE 800)
Owner : LUOS Cypress Confidential Sales Training 3/13/ The Industry’s Highest Performance, Standardized Networking Memory GSI SQ-IIIe vs. Cypress.
Owner: ABVY Synchronous SRAM Roadmap Rev *BBUM: OHP Q Cypress Roadmap: Synchronous SRAMs.
Owner: ABVY (SKRG, OHP, DCN, GHR, DSG, GMRL, JMY) Synchronous SRAM With On-Chip ECC Quick Presentation Rev **Tech Lead: SKRG 1 High-Performance,
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Microprocessor Microprocessor (cont..) It is a 16 bit μp has a 20 bit address bus can access upto 220 memory locations ( 1 MB). It can support.
Embedded Network Interface (ENI). What is ENI? Embedded Network Interface Originally called DPO (Digital Product Option) card Printer without network.
8279 KEYBOARD AND DISPLAY INTERFACING
Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** High-Performance 4-PLL Clock Generator Cypress Delivers Industry-Leading.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
The World Leader in High Performance Signal Processing Solutions Linux Industrial I/O Subsystem Open Platform Solutions Michael Hennerich.
Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Supervisor: Eran Segev Part A.
1 Distributor Presentation Owner: BCAL Rev ** Sales Training Presentation - Product Pitch Purpose Engage in a discussion and inform sales and FAEs about.
Programmable Logic Devices
11/18/2012 Owner : SHIV Cypress Confidential Automotive PSoC 3 vs. Freescale S08DZ Motor Control Applications Fail-Safe Simultaneous Control for more motors.
Cypress Introduces the Industry’s First 4Mb Serial F-RAM
ST Microelectronics ST7540 vs
VersaClock® 5 Family Programmable Clock Generator With Integrated Crystal 5P49V5933 5P49V5935 May, 2015 Baljit Chandhoke Product Line Manager
For further information
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Introduction.
Cypress PSoC 3 vs. TI UCD90160 Power Supervision Applications
Cypress HX3 vs. Via Labs VL812 Docking Station Applications
XC4000E Series Xilinx XC4000 Series Architecture 8/98
Chapter 1 Introduction.
Overview of Computer Architecture and Organization
XC9500XL New 3.3v ISP CPLDs.
Overview of Computer Architecture and Organization
"Computer Design" by Sunggu Lee
Cypress Roadmap: Asynchronous SRAMs
NVMe.
ADSP 21065L.
Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Presentation transcript:

Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched flexibility

2 Owner: VBHUSales Training 03/15/2013 CYPRESS INTERNAL USE ONLY IDT 72T36135M Overview IDT 72T36135M is a 512K x 36 TeraSync 2.5V FIFO memory featuring User selectable HSTL/LVTTL input and/or output User selectable asynchronous read and/or write port timing Programmable flags by either serial or parallel means JTAG port, provided for boundary scan function Industrial temperature range (–40°C to +85°C) Independent read and write clocks IDT 72T36135M finds application in Video buffering in cameras Telecommunications equipment Networking equipment IDT 72T36135M is a high throughput FIFO solution for video buffering applications IDT 72T36135M FIFO Cypress Confidential

3 Owner: VBHUSales Training 03/15/2013 CYPRESS INTERNAL USE ONLY Challenges using IDT 72T36135M 1. Low density ICs result in increased end cost Multiple 18Mb IDT 72T36135M ICs are required to meet typical density requirements (30Mb – 144Mb) of HD camcorders More ICs increase BOM cost and board space consumption 2. Additional design overhead is required to implement Picture-in-Picture(PiP), interlacing & de-interlacing IDT 72T36135M does not offer in-built multi-queuing feature, which is required for features like PiP, interlacing and de-interlacing Implementation of multi queuing features consumes logic block resources and involves extra programming overheads 3. Buffering between different video standards is not possible IDT 72T36135M’s fixed bus width (x36) impedes bus matching and does not allow for adapting to different video standards CYF072x solves these problems High density of 72Mb In-built multi-queuing feature (1/2/8 queue options) which enables PiP, interlacing and de-interlacing Programmable bus organization that enables buffering between different video standards HD Camcorder HD Camcorders require high density FIFOs to buffer frames CYF072x is a high density, programmable video buffering solution Cypress Confidential

4 Owner: VBHUSales Training 03/15/2013 CYPRESS INTERNAL USE ONLY IDT 72T36135M vs. CYF072x FeatureIDT 72T36135MCYF072x Density18Mb72Mb Throughput7.2 Gbps4.8 Gbps Multi-Queue FeatureNot available1/2/8 queue options Bus WidthFixed (x36) Programmable (x9, x12, x16, x18, x20, x24, x32, x36) Maximum Speed225MHz133MHz Packages240 Pin PBGA209 Pin FPBGA I/O StandardsHSTL,LV TTL 1.5V – 3.3VLVCMOS 3.3V, 1.8V Cost/Mb5x1x The indicated parameters are in the perceived order of importance Cypress Confidential Owner: VBHU

5 Sales Training 03/15/2013 CYPRESS INTERNAL USE ONLY Customer Objections to Adopting CYF072x Over IDT 72T36135M “The design does not require densities more than 18Mb” CYF072x offers additional features like Multi-queuing and user selectable bus organization CYF072x’ cost per Mb is 5 times lower and hence is cheaper than IDT 72T36135M Cypress Confidential

6 Owner: VBHUSales Training 03/15/2013 CYPRESS INTERNAL USE ONLY Sales Cautions for CYF072x CYF072x cannot cater to buffering of Full HD frames with synchronization bits Full HD frames with synchronization bits need a speed of 148.5MHz CYF072x currently offers speeds of up to 133MHz while IDT 72T36135M offers 225MHz Cypress Confidential

7 Owner: VBHUSales Training 03/15/2013 CYPRESS INTERNAL USE ONLY CYF072x Design Win Example – HD Camcorder Brochures: HD FIFO brochure, SPCM brochureHD FIFO brochure SPCM brochure Application Notes: Understanding Asynchronous FIFOsUnderstanding Asynchronous FIFOs Understanding Synchronous FIFOs Training: Introduction to Cypress FIFOsIntroduction to Cypress FIFOs Design Challenges High frame rates make large and fast FIFOs a mandate Minimal board space is desired Minimum read/write latency is desired CYF072x Solution Highest density FIFO available with speeds up to 133MHz Reduced board space since all FIFO requirements are met in a single chip No write latency and reduced read latency CYF072x Value Suggested Collateral Block Diagram IDT 72T36135M, FPGA + SDRAM, Averlogic AL460A Competition HD Camcorder CYF072x provides flexible bus matching of up to x36 at speeds of 133MHz CYF072x solution for Video Buffering Cypress Confidential Lens Image Sensors & Analog Front end FPGA Display Digital Video unit CYF072x Application Processor HDD Host Interface Other Interfaces