12/8/2009 Iowa State University EE491 - Senior Design I.

Slides:



Advertisements
Similar presentations
© Telelogic AB Trade Studies with Focal Point ®. © Telelogic AB Discuss Trade Studies on the design of a JTRS Radio Design.
Advertisements

Lecture 2 Team Coordination 1 ICS 126 Team Coordination Team Formation and Organization Group Management Meeting Techniques Large software systems require.
The System and Software Development Process Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Chapter 7: Key Process Areas for Level 2: Repeatable - Arvind Kabir Yateesh.
More CMM Part Two : Details.
Client/Server Computing Ajay Kumar Shrivastava. Network Operating System (NOS) It manages the services of the server It exists at the session and presentation.
Introduction to digital signal processing T he development is a result of advances in digital computer technology and integrated circuit fabrication. Computers.
SOFTWARE QUALITY ASSURANCE Maltepe University Faculty of Engineering SE 410.
Stepan Potiyenko ISS Sr.SW Developer.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Fundamentals of Information Systems, Second Edition
Page 1 R Risk-Driven and Iterative Development. Page 2 R Copyright © 1997 by Rational Software Corporation What the Iterative Life Cycle Is Not It is.
1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.
Software Architecture Quality. Outline Importance of assessing software architecture Better predict the quality of the system to be built How to improve.
Development plan and quality plan for your Project
Architecture, Implementation, and Testing Architecture and Implementation Prescriptive architecture vs. descriptive architecture Prescriptive architecture:
EDA TOOLS. Why EDA? Imagine a Intel based micro processor having 1.5 million transistors. Would it be feasible to design such a complex system with help.
Software Integration and Documenting
Effective Methods for Software and Systems Integration
Chapter 6 Software Implementation Process Group
Risk management in Software Engineering T erm Paper By By Praveenkumar Sammita Praveenkumar Sammita CSC532 CSC532.
Software Project Management
Project Management Chapter 3. Objectives Become familiar with estimation. Be able to create a project workplan. Understand why project teams use timeboxing.
PUT JOSH WEB- STREAM HERE. 4/30/2010 Iowa State University EE492 – Senior Design II.
-Nikhil Bhatia 28 th October What is RUP? Central Elements of RUP Project Lifecycle Phases Six Engineering Disciplines Three Supporting Disciplines.
Alec Stanculescu, Fintronic USA Alex Zamfirescu, ASC MAPLD 2004 September 8-10, Design Verification Method for.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Soft Tech Development Inc. 1 Software Project Tracking A CMM Level 2 Key Process Area Soft Tech Development Inc.
IST 210 Database Design Process IST 210 Todd S. Bacastow January 2005.
Chapter 2 Process: A Generic View
Preparing for the Launch Mohammed El- Affendi. Launch Major Tasks  The Launch is performed according to script “LAU1”, table 3.1 in the book (page 39),
Basic of Project and Project Management Presentation.
OBJECT ORIENTED SYSTEM ANALYSIS AND DESIGN. COURSE OUTLINE The world of the Information Systems Analyst Approaches to System Development The Analyst as.
Senior Design Laboratory Design Dec 05-01
COE 405 Design and Modeling of Digital Systems
CRESCENDO CRESCENDO Philippe HOMSI Paul WEBSTER
Project Team: May December 5 th, 2005 Client Iowa State University – Senior Design Faculty Advisor Dr. Degang J. Chen Team Members Wesley Adreon.
Dr. C.H. Vithalani Associate Professor, E.C. Engineering Government Engineering College, Rajkot Final Year Projects … With design engineering approach.
The System and Software Development Process Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Project Scope Management Information Technology Project Management, Fifth Edition Note: some slides have been removed from the author’s original presentation.
Software Testing and Quality Assurance Software Quality Assurance 1.
Process: A Generic View
CS 425/625 Software Engineering Project Management
ECE445: The Design Review Sept 2, Documentation Roadmap Request for Approval Proposal Design Review Final Paper &Presentation Sept 10Sept 16Sept.
PRJ566 Project Planning & Management Software Architecture.
Lecture 4 – XP and Agile 17/9/15. Plan-driven and agile development Plan-driven development A plan-driven approach to software engineering is based around.
M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.
Architecture View Models A model is a complete, simplified description of a system from a particular perspective or viewpoint. There is no single view.
1  [company] Inc. [year] Girl Scouts of the USA Secure Site Project Kickoff [date]
TEAMING UP. TEAM A group of people working together to accomplish a task.
Software Engineering1  Verification: The software should conform to its specification  Validation: The software should do what the user really requires.
The System and Software Development Process Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Making Improvements Improve Kaizen Facilitation. Objectives Identify characteristics of a Pilot Test / Run Describe 5 phases for a Pilot Test / Run 
Software Quality Assurance SOFTWARE DEFECT. Defect Repair Defect Repair is a process of repairing the defective part or replacing it, as needed. For example,
Smart Home Technologies
Client Senior Design Electrical and Computer Engineering Iowa State University Introduction Abstract Architectural plans are currently being developed.
Project Management Requirements Prof. Ralph Locurcio, PE Dr. Troy Nguyen, PE.
Speaker: Utku Özcan ASIC Designer, R&D, Netaş, Turkey Designers: Utku Özcan,ASIC Designer İsmail Hakkı Topçu, Hardware Designer Ömer Aydın, Senior System.
Upgrade PO M. Tyndel, MIWG Review plans p1 Nov 1 st, CERN Module integration Review – Decision process  Information will be gathered for each concept.
Abstract The purpose of this project is to design a high-performance FPGA-controlled amplifier for Teradyne Corporation. This will constitute Phase IV.
SwCDR (Peer) Review 1 UCB MAVEN Particles and Fields Flight Software Critical Design Review Peter R. Harvey.
2/17/2010 IOWA STATE UNIVERSITY EE492 - SENIOR DESIGN II May 2009 Senior Design Group #27 Test Chip For Electrothermal Reliability Research Design Team:
©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 1 Slide 1 6/6/2016 1/25 IT076IU Software Engineering Project Review 2.
Configuration Control (Aliases: change control, change management )
An Overview CS341 Digital Logic and Computer Organization F2003.
WBS 1.03 Readout Systems Scope, Cost and Schedule
CMMI Q & A.
Introduction to Software Testing
Draft Methodology for impact analysis of ESS.VIP Projects
Information system analysis and design
Presentation transcript:

12/8/2009 Iowa State University EE491 - Senior Design I

 International collaboration  Product conceptualization & specification in addition to design  Integrated circuit (IC) rather than system design  Research-orientated objectives

 Design an integrated circuit (IC) for testing activities related to Iowa State University research activities in the area of thermal measurement and management for high- performance chips  Research in this area is being conducted by Dr. Randy Geiger and Dr. Degang Chen and members of their research group

 Experimental activities related to this research have not been specifically planned  Part of our job has been to anticipate the type of tests for which the IC might be used  Flexibility and configurability are key features of the solution we have proposed  In preparation for the design, we imagined possible tests scenarios in detail and discussed them with the research team

1. Evaluation of existing or novel analog temperature sensing circuits 2. Study of failure mechanisms affecting the long-term reliability of high-performance chips 3. Development of dynamic thermal management strategies taking advantage of the products of items (1) and (2)

 Flexibility can be achieved by realizing complex testing functionality on a programmable external controller  The IC itself allows test measurements to be taken and experimental conditions to be set while the controller manages these operations according to the specific test being conducted

 ‘Divide-and-conquer’  Top-down design methodology  Levels of design  Behavioral (Verilog, Verilog-A)  Transistor level (schematic)  Layout (mask description)  All descriptions (and documentation) are organized in Cadence design environment  Shared library

 Based around January 20 th submission deadline for MOSIS educational program  Very aggressive!

 Design & fabrication are separated in modern integrated circuit operations  Design itself is really a software task, resources include:  Software tools (Cadence front-to-back tool-set, ModelSim, etc.)  Engineering labor

Team Member HoursHourly RateTotal Cost Emmanuel600$30$18,000 Josh400$30$12,000 Karl600$30$18,000 TOTAL$48,000 Table 7 - Labor costs for team members (September April 2010)

 Aggressive schedule, tight deadline  Risk of not meeting deadline  In this case, our product cannot be used for research or its use may be delayed  Near-impossibility of modification after fabrication  Statistical variations in the fabrication process  Oversights in verification

 Any questions?  Details about sub-blocks?

 Research centers around compact, low power designs  Most temperature sensors in this category are based off of a view basic architectures  Many details of their performance and operation on not well understood!