11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.

Slides:

Advertisements

Similar presentations

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

Advertisements

1 JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

First developments of DAQ\Trigger for RPC 30 October, 2002 General layout of OPERA DAQ\Trigger Naples activity Conclusions Adele Di Cicco Naples RPC Groups:

1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.

PXL RDO System Requirements And meeting goals 11/12/2009BNL_CD-1_SENSOR_RDO - LG1.

L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.

Offering the freedom to design solutions Sundance PXIe Solution.

An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

DAQ for KEK beam test M.Yoshida (Osaka Univ.). Components VLPC readout –Stand Alone Sequencer (SASeq) Slow < 100Hz –Buffering VLPC data with VME interface.

Calice ECAL Readout Hardware Status report Adam Baird ECAL Meeting 26 Sept 2003 LLR-Ecole Polytechnique.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.

MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)

XTCA working group M. Hansen, CERN. xTCA Owned by PICMG (PCI Industrial Computer Manufacturers Group) ATCA (2002, 2007) – Advanced Telecommunications.

TID and TS J. William Gu Data Acquisition 1.Trigger distribution scheme 2.TID development 3.TID in test setup 4.TS development.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)

1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.

Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.

SRS Readout System for VMM2 Sorin Martoiu, IFIN-HH (RO)

Mircea Bogdan, NSS2005 Oct , 2005 – Windham El Conquistador Resort, Puerto Rico1 Simultaneous Sampling ADC Data Acquisition System for the QUIET.

PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)

September 19-20, 2007 A.Zaltsman EBIS RF Systems RF System Overview Alex Zaltsman September 19-20, 2007 DOE Annual Review.

FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,

Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.

Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.

Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.

11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.

Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.

J. Prast, G. Vouters, Arlington, March 2010 DHCAL DIF Status Julie Prast, Guillaume Vouters 1. Future CCC Use in DHCAL Setup 2. Calice DAQ Firmware Implementation.

1 FADC Boards for JPARC-K Preliminary Proposal Mircea Bogdan November 16, 2006.

TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.

Domino Ring Sampler (DRS) Readout Shift Register

The recent history and current state of the linac control system Tom Himel Dec 1,

Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,

SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

Strategy for unified data link Zhen-An LIU Institute of High Energy Physics.

Control for CTP and LTU boards in Run

Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.

Electronics Status New DCM daughter card works. –Three cards has been assembled. –One daughter card has been send to Jamie yesterday by FedEx overnight.

DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.

E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.

The Data Handling Hybrid Igor Konorov TUM Physics Department E18.

The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.

VME64xP 6U Crates for the ANNIE Experiment Geoff Savage October /13/2015VME64X 6U Crate for ANNIE1.

Novosibirsk, September, 2017

E. Hazen - Back-End Report

14-BIT Custom ADC Board Rev. B

Cluster Block Status Report

A New Clock Distribution/Topology Processor Module for KOTO (CDT)

ALICE Trigger Upgrade CTP and LTU PRR

The University of Chicago

L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,

14-BIT Custom ADC Board JParc-K Collaboration Meeting

Front-end electronic system for large area photomultipliers readout

7/10/2017 John Podczerwinski, Horatio Li

14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.

JParc-K DAQ System Mircea Bogdan December 9-10, 2006.

2 Ball-Grid Array FPGA’s

Presentation transcript:

11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago

6U VME Format Can work as Stand Alone ACC Specs Old 11/5/2015Mircea Bogdan2 QSFP 8 x RJ45 RJ45 Ethernet SMA USB LED VME P1 +5V VME P2 5 x SMA 16 x RJ45 or

ACC Specs 11/5/2015Mircea Bogdan3 SFP 8 x RJ45 RJ45 Ethernet 2 x SMA USB LED VME P1 +5V VME P2 3 x SMA 16 x RJ45 or Change: 1 x QSFP -> 2 x SFP 1 x SMA SFP

11/5/2015Mircea Bogdan4 Annie Crate Master (ACM) Same module – Different Firmware ACC-0 ACC-3 ACC-7 … … System Architecture Clock and Trigger Generation and Distribution stay the same (RJ45-LVDS). Double Width ACM can service 8 ACCs. System can be extended in multiples of 8, in a pyramid scheme.

ACC- System Readout: Crate with 1 ACM and 8 ACCs 11/5/2015Mircea Bogdan5 … ACM ACC - Data sent into the ACM via SFPs - ACM Readout via: SFP, CAT5, USB or VME … ACC

11/5/2015Mircea Bogdan ACC - situation and plans Proposed Readout Solution: Replace the Font Panel QSFP with two SFPs; VME is left as originally presented (32-BIT, no CBLT, no interrupts, etc.) Data collected into Crate Master(ACM) via daisy chained SFPs Max Rate inside chain: 6Gbps Data Processing/Reduction possible inside ACM Final Data readout only from ACM (SFP, CAT5, USB or VME) Note: The same readout method (daisy chaining of SFPs) can be used for the KOTO-style 500MHz ADCs, with data collected into the KOTO MT Module. 6