MTA BPM Electronics NIM module, 4 inputs, 2 BPMs per board Lock to external RF either 201MHz or 805MHz Single network connection reads out ~ 10 boards.

Slides:



Advertisements
Similar presentations
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Advertisements

Intro to the Arduino Topics: The Arduino Digital IO Analog IO Serial Communication.
Update of EXT Stripline BPM Electronics with LCLS-style Digital BPM Processors Glen White, with slides by Steve Smith 15 December 2009 ATF2.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Analog Devices FMCOMMS1-EBZ WINLAB – Rutgers University Date : April 22, 2013 Authors : Prasanthi Maddala,
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
AP2 line BPM system Bill Ashmanskas, Sten Hansen, Terry Kiper, Dave Peterson,
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Dayle Kotturi Facility Advisory Committee Meeting October 12, 2004 Injector/Linac Controls An overview of the status of each of.
1 Linac/400 MeV BPM System Status Nathan Eddy PIP Meeting 8/8/12.
Introduction to the Raw Handheld Board Jason Miller, David Wentzlaff, Nathan Shnidman.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
LLRF Phase Reference System The LCLS linac is broken down into 4 separate linac sections. The LCLS injector will reside in an off axis tunnel at the end.
Upgrade developments in Clermont-Ferrand Romeo Bonnefoy and François Vazeille Tilecal upgrade meeting (CERN, 13 June 2014) ● Handling tools ● Deported.
ATF2 Q-BPM System 19 Dec Fifth ATF2 Project Meeting J. May, D. McCormick, T. Smith (SLAC) S. Boogert (RH) B. Meller (Cornell) Y. Honda (KEK)
 Chasis / System cabinet  A plastic enclosure that contains most of the components of a computer (usually excluding the display, keyboard and mouse)
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Student: Vikas Agarwal Guide: Prof H S Jamadagni
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Low Cost Radar and Sonar using Open Source Hardware and Software
Installation and checkout of QBPM system Hardware to be installed –Install hardware in racks –Install CPU /SIS digitizers/VMIC 3122 analog digitizers/Digital.
The GNU in RADIO Shravan Rayanchu. SDR Getting the code close to the antenna –Software defines the waveform –Replace analog signal processing with Digital.
Vector Modulator AMC board Marcin Smelkowski Warsaw University od Technology PERG – ISE Presentation is based on „Draft.
LOW COST RADAR 2012 CERF PROJECT ERIC WALTON OSU/ESL JULY 2012 ERIC WALTON OSU/ESL JULY
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
FIFO 64KX9 FIFO 64KX9 CLOCK D/A Converter 10 bit D/A Converter 10 bit Up-Converter LO Down ConverterIntegrator To DAQ Card 9 Bit Basic Schematic of.
Debuncher “phase jump” project Decouple Debuncher RF frequency from MI 120 GeV frequency – MHz could move by ~1-2 kHz –Can center beam in Debuncher.
CCD Cameras with USB2.0 & Gigabit interfaces for the Pi of The Sky Project Grzegorz Kasprowicz Piotr Sitek PERG In cooperation with Soltan Institute.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
The ATF Damping Ring BPM Upgrade Nathan Eddy, Eliana Gianfelice-Wendt Fermilab for the ATF Damping Ring BPM Team.
1 Linac/400 MeV BPM System Plans and Status Nathan Eddy PIP Meeting 9/7/11.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Beam Line BPM Filter Module Nathan Eddy May 31, 2005.
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
Proposed AP2 line BPM readout card 1. Variation on a theme – based on debuncher LLRF boards. Reuse uController, CPLD, Ethernet, SDRAM, Software 2. Nim.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Custom DDS Board Design
Damper board (redux) SHARC overview Bill A. May 17, 2004.
BPM stripline acquisition in CLEX Sébastien Vilalte.
Other Utilities of ALBA LLRF
Craig Drennan Linac and 400 MeV BPMs January 7, 2011.
VME64x Digital Acquisition Board (TRIUMF-DAB) Designed to handle 2 channels of 12-bit 40MHz Data Will be used for both the LTI & LHC beam position system.
Prototype Sensor Status and Measurements u Sensor Response Measurements u Mechanical Response u Noise Expectations u DAQ Status.
Tevatron Beam Position Monitor Upgrade Stephen Wolbers (for the Tevatron BPM Upgrade Project) PAC05, Knoxville, TN May 16-20, 2005.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Possible LLRF Configuration in ILC Sigit Basuki Wibowo LLRF Workshop, Shanghai - Nov 5, 2015.
Modem. Introduction: A modem [Modulator -Demodulator] is a device. Data communication means transmitting digital information form one computer to other.
LEReC BPM Status P. Cernigla, R. Hulsart, R. Michnoff, Z. Sorrell June 2, 2016.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Iwaki System Readout Board User’s Guide
KRB proposal (Read Board of Kyiv group)
Beam Sync Output - fiber, one microsecond pulse of Beam Sync Input
EXTERNAL GUIDE INTERNAL GUIDE
Front-end electronic system for large area photomultipliers readout
Example of DAQ Trigger issues for the SoLID experiment
Neurochip3.
Technical Communication Skills Practicum
Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?
Requirements Overview
Presentation transcript:

MTA BPM Electronics NIM module, 4 inputs, 2 BPMs per board Lock to external RF either 201MHz or 805MHz Single network connection reads out ~ 10 boards 12 bit sampling of IF I and Q waveforms up to 44dB adjustable gain in demodulator chip Diagnostic DAC can drive (via analog switches) each input up to about ¼ full scale (at maximum input gain); also drives FP lemo 32 MB SDRAM available (e.g. data capture), but not used now TMS470 micro-controller, programmed in C, handles control and readout WIZnet 1” x 2” daughtercard provides TCP/IP stack (UDP capable) All signal processing done in Altera Cyclone FPGA Webpage for current Pbar system

SD RAM 16Mx16 MTA BPM Card Details (2 BPMs/card) D A Ref In Ø Det Sync I/O IN 0 A Cyclone FPGA 12 Bit A/D Ref FB USB TMS470 uC A D Rd Wrt Ethernet WizNet IIM7010B I/Q Dat 12 Bit A/D MHz VCO Err Amp Sdat I/O RefIn/N I/O RJ-45 Spare I/O Lo Pass AD8348 IN 0 B 12 Bit A/D LRF/8 I/Q Dat 12 Bit A/D Lo Pass AD8348 IN 1 A 12 Bit A/D I/Q Dat 12 Bit A/D Lo Pass AD8348 IN 1 B 12 Bit A/D LRF/8 I/Q Dat 12 Bit A/D Lo Pass AD MHz ±  f LO 50% Duty Cycle AD9952 DDS LTC2293 x 4 SysClk 22 NN 44 Lo Pass Balun Lo Pass Balun Lo Pass Balun Lo Pass Balun 300MHz Cut Off 5MHz Cut Off Quadrature Downconverters 2/4/8/16 Divider

Remaining Issues Input connector options –SMA or SMB with patch panel –N-type – plug heliax directly in Readout and Synchronization –Open Access Client (OAC) exists Acts like ACNET front-end and handles all ACNET protocols (Readings, Settings, Data logging, FTP, etc) Can’t guarantee 15Hz rate to synchronize with Linac Controls –Plan to implement necessary ACNET protocol for boards to respond at 15Hz to synchronize with other Linac devices like bpms in Linac Control System Several options for how to do this Can proto-type and test with an existing board –Speed of hardware should not be an issue Only require 80 bytes of data per pulse Hardware capable of more than 2MB/s Beam Pulse Length from 2  s to 50  s in 1  s steps?

Purchasing Boards Approximately $800 per board –$12k for 15 Boards No leadtime issues expected –If we want N-type connectors need to order right away