Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array CASPER Workshop 2009.

Slides:



Advertisements
Similar presentations
Automated Gateware Discovery Using Open Firmware
Advertisements

© 2003 Xilinx, Inc. All Rights Reserved Course Wrap Up DSP Design Flow.
West Coast Spectrometer Team Mark Wagner, Berkeley project manager, FPGA designer Terry Filiba, data transport: FPGA --> CPU --> GPU Suraj Gowda, boosting.
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Sundance Multiprocessor Technology SMT702 + SMT712.
April 8/9, 2003 Green Bank GBT PTCS Conceptual Design Review John Ford August 5, 2008 CICADA Project The NRAO is operated for the National Science Foundation.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
HPCC Mid-Morning Break High Performance Computing on a GPU cluster Dirk Colbry, Ph.D. Research Specialist Institute for Cyber Enabled Discovery.
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
All things DBE… Francois Kapp Sub-system Manager: DBE On behalf of the DBE team present and past... S Rajan, E Bauermeister, A.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array DBE Implementation.
PELICAN Imaging Framework Imaging on short timescales leads to very large correlator output data rates. In order to cope with these rates and produce updated.
June 2007 RAMP Tutorial BEE3 Update Chuck Thacker John Davis Microsoft Research 10 June, 2007.
Some Thoughts on Technology and Strategies for Petaflops.
Rapid Development of Radio Astronomy Instrumentation Using Open Source FPGA Boards, Tools and Libraries Center for Astronomy Signal Processing and Electronics.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Configurable System-on-Chip: Xilinx EDK
January 2007 RAMP Retreat BEE3 Update Chuck Thacker Technical Fellow Microsoft Research 11 January, 2007.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Digital Signal Processing.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Spectrometer PDR John.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
HPCC Mid-Morning Break Dirk Colbry, Ph.D. Research Specialist Institute for Cyber Enabled Discovery Introduction to the new GPU (GFX) cluster.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
UCT Software-Defined Radio Research Group
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
Highly Scalable Packetised correlators Jason Manley CASPER workshop 2009.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array A New Multibeam Spectrometer.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array The VLBA Sensitivity.
April 8/9, 2003 Green Bank GBT PTCS Conceptual Design Review Ron DuPlain, Scott Ransom, Paul Demorest, Patrick Brandt, John Ford, Amy Shelton CASPER information.
GBT Interface Card for a Linux Computer Carson Teale 1.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array The VLBA Sensitivity.
Concept of Modular Design Module Carriers Embedded or PC-Host Modules A/D,D/A,I/O DSP,FPGA IMAGING,MEMORY Systems Data Acquisition Medical Industrial Control.
Rapid prototyping platforms. Giving you the freedom to design solutions Providing Adopting Technology Adopting Technology to Process the Future.
PRESENTED BY OUSSAMA SEKKAT Self-Healing Mixed-Signal Baseband Processor for Cognitive Radios.
High Sensitivity VLBI Sheperd Doeleman MIT Haystack Observatory.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Meeting Summary Richard.
SW and HW platforms for development of SDR systems SW: Model-Based Design and SDR HW: Concept of Modular Design and Solutions Fabio Ancona Sundance Italia.
The BEST-2 SKA pathfinder is composed by 32 receivers. The front ends are installed on the focal lines of 8 cylinders, offering a collecting area of about.
Eleventh Synthesis Imaging Workshop Socorro, June 10-17, 2008 THE VLBA SENSITIVITY UPGRADE Craig Walker, NRAO.
Next Generation Digital Back-ends at the GMRT Yashwant Gupta Yashwant Gupta National Centre for Radio Astrophysics Pune India CASPER meeting Cambridge.
Nov 3, 2009 RN - 1 Jet Propulsion Laboratory California Institute of Technology Current Developments for VLBI Data Acquisition Equipment at JPL Robert.
Hardware: Old, New, Future Hardware: Old, New, Future Dan Werthimer and Casper Collaborators.
CASPER Packetised correlators Jason Manley CASPER workshop 2009.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
MeerKAT DBE Past Present Future Alan Langman 28 September 2009.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array FPGA Spectrometer.
Jason Manley, Aaron Parsons, Don Backer, Henry Chen, Terry Filiba, David MacMahon, Peter McMahon, Arash Parsa, Andrew Siemion, Dan Werthimer, Mel Wright.
Short introduction Pulsar Parkes. Outline PDFB – Single beam pulsar timing system CASPER – Single beam pulsar coherent dedispersion system.
Version 10.1 Xilinx Tools Update Terry Filiba CASPER Workshop II.
The Green Bank Telescope Frank Ghigo, National Radio Astronomy Observatory 7 th US VLBI Technical Meeting, Haystack, Nov 2009.
CASPER Open Source Hardware Current and Future ADC’s
April 8/9, 2003 Green Bank GBT PTCS Conceptual Design Review John Ford September 28, 2009 Casper Instrumentation at Green Bank The NRAO is operated for.
Demonstrations of RDBE-PFB Data Flow. Review the original PFB Data Flow.
Collaboration for Astronomy Signal Processing and Electronics Research.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Performed By: Tal Goihman & Irit Kaufman Instructor: Mony Orbach Bi-semesterial Spring /04/2011.
Possible Instrumentation Development Items for SKA at ASIAA Chau-Ching Chiong (ASIAA) and Yuh-Jing Hwang, Homin Jiang, Chao-Te Li.
ROACH II Review Introduction. ROACH II Review Agenda ● Agenda: – ROACH I, what was right, what was wrong? – Why ROACH II? – The place of ROACH II – Specifications.
SETI Spectrometer Development for ALFA
GUPPI Software Overview
Mark 5 / VLBA Correlator Topics
The UniBoard Generic Hardware for Radio Astronomy Signal Processing
A Streaming FFT on 3GSPS ADC Data using Core Libraries and DIME-C
5 Gsps ADC Developement and Future Collaboration
Chapter 2: The Linux System Part 1
The Uniboard  FPGA Processing for Astronomy
Presentation transcript:

Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array CASPER Workshop 2009 Cape Town, South Africa Matt Luce NRAO-Socorro 10/12/2009

Introduction CASPER? CASPER Workshop 2009 – Applications – Hardware – Tool flow – Tutorials

What is CASPER? Collaboration for Astronomy Signal Processing and Electronics Research Original group at UC Berkeley (Dan W.) – Distributed community of developers and users. – UC Berkeley, MeerKAT, NRAO, GMRT, SETI …

CASPER Goals Streamline and simplify the design flow of radio astronomy instrumentation. Design reuse through the development of platform-independent, open- source hardware and software.

CASPER Religion & Philosophy Big projects are “dinosaurs” by release. Faster development time is an absolute necessity. Custom backplanes are the wrong way to interface with electronics. The signal processing libraries are a very important part of any project. “Hardware is free.” Use commercial, off-the-shelf network hardware to connect together samplers and computing resources so that it can be easily replaced as technology improves (Moore’s Law). The future will be clusters of general purpose computing hardware connected by fast Ethernet, instead of “hard” correlators. There is a sweet spot of cost versus capability for deploying a new technology. Too soon and it’s very expensive. Too late and it’s outdated at deployment.

CASPER Hardware: iBoB 6

Virtex-II Z-DOK CX4 ADC-to-iBoB-to-10GbE-to-BEE2 7

CASPER Hardware: BEE2 8

General-purpose processing module Five Virtex-II FPGAs 20GB DDR2 DRAM 9

CASPER Hardware: ROACH 10

CASPER Hardware: ROACH Reconfigurable Open Architecture Computing Hardware Merges iBoB/BEE2 functionality onto a single board with a more modern FPGA (Virtex-5) 11

CASPER Hardware: ADCs ADC2x ( present | dual 1GSa/sec) ADC2x – Dual 8-bit, 1000Msps (or single 8-bit 2000Msps), Atmel/e2v AT84AD001B ADC1x ( present | 3GSa/sec) ADC1x – Single-8 bit, 3000Msps National ADC ADC 64ADCx64-12 ( present | 64x 50MSa/sec) 64ADCx64-12 – 64 inputs, 64 Msps, 12 bit, double wide board ADC4x250-8 (present | quad 250MSa/sec) ADC4x250-8 – Quad 8-bit, 250 Msps, Analog Devices AD9480 ADC katADC (summer 2009 | dual 1.5GSa/sec) katADC – Dual 8-bit, 1500Msps, National ADC08D1500 ADC ADC2x (summer 2009 | dual 550 Msps) ADC2x – Dual 12-bit, 550 Msps, TI ADS54RF63I ADC2x (summer 2009 | dual 400 Msps) ADC2x – Dual 14-bit, 400 Msps, TI ADS

CASPER Software/Libraries MATLAB/Simulink Xilinx System Generator – Custom DSP Libraries BORPH – Debian Linux – FPGA=CPU – Gateware (BOF) – File System Registers –

2009 Workshop Overview Applications: 3 days Working Groups: 2 days – Hardware – Tool flow – Applications Tutorials

Application: CASPER Correlators “The” CASPER Correlator – – FX using iBoB/BEE2 PAPER (A. Parsons) – Based on CASPER KAT-7 (J. Manley) – ROACH Medicina – iBoB/BEE2 – 10 day development

Application: CASPER Spectrometers Fly’s ATA (A. Siemion) – 11 iBoBs, ea. 4 independent spectrometers, MHz w/128 channles, 0.6 ms integration time. SERENDIP Arecibo (L. Spitler) – iBoB/BEE2: 200MHz/128M channel Nancay CoDeDi Pulsar Machine (I. Cognard) – iBoB: 400MHz/128 channel – GPU de-dispersion GBT (J. Ford) –

Application: Other OVRO Polarimeter (M. Stevenson) – ROACH Phased Array SMA (R. Primiani) – iBoB/BEE2 – Modified Haystack DBE to Mark5B Kinetic Inductance of Superconducting Resonators (L. Swenson) – ROACH driving DAC boards

Hardware WG: ROACH2 Virtex6 LX475T 4xCX4 => 6xSFP+ Two additional QDR – 65MB/F-engine FTDI USB-JTAG bridge

Hardware WG: future ADCs E2v 20Gsps – ~8GHz analog bandwidth Agilent 20 Gsps – ~13Ghz analog bandwidth 19

Toolflow WG: Current Pros – Ease-of-use (Graphical) – Parameterized designs – Full tool flow from DSP through bit files to drivers – Coregen Highly efficient resource utilization Cons – Portability – Language stability – Backwards compatibility – Simulation speed – Platform lock-in – Unit testing – Cost 20

Toolflow WG: Future HDL Cores – Parameterization – Simulink wrappers – Simulation – Documentation Open source Simulink replacement 21

Tutorials 1: LED blinking on ROACH (Complete) II: 10GbE (Complete) III: Wideband Spectrometer (WIP) IV: Pocket Correlator (WIP) V: High Resolution Spectrometer (WIP) Available in the CASPER SVN: – 22

Questions?