Design Objectives The design should fulfill the functional requirements listed below Functional Requirements Hardware design – able to calculate transforms.

Slides:



Advertisements
Similar presentations
A laser will be controlled using the LabVIEW FPGA (Field Programmable Gate Array) module. The module will precisely control the two-dimensional motion.
Advertisements

Abstract A pacemaker helps to control one of the most critical organs of the human body, the heart. Due to the level of importance of the pacemaker’s correct.
Dec I/O Laboratory Development Industrial Review Board Presentation December 12 th, 2001 Cpr E 211 Microcontroller Evolution.
Dec09-11 Embedded Systems Design Though Curriculum Jacqueline Bannister Luke Harvey Jacob Holen Jordan Petersen Client: Computer Engineering DepartmentAdvisors:
Embedded Systems: Introduction. Course overview: Syllabus: text, references, grading, etc. Schedule: will be updated regularly; lectures, assignments.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
PIC Evaluation/ Development Board Dec02-12 December 10, 2002 Client: ECpE Department Faculty Advisors: Dr. Rover, Dr. Weber Chad Berg, Luke Bishop, Tyson.
Figure 1 Personal Efforts Estimated Resources Financial Budget and Other Resources Table 1 Project Requirements Design Objective Concise, non-intimidating,
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
CSI315 Web Applications and Technology Overview of Systems Development (342)
May Team Information Client Department of Electrical and Computer Engineering, Iowa State University Faculty Advisor Professor Gary Tuttle Team Members.
 Fiber optic network in ring topology  Custom software implementing a Time Division Multiplexing (TDM) scheme  Documentation summarizing conclusions.
Abstract Introduction Project Requirements Resources Proposed Approach and Consideration Closing Summary General Information Faculty Advisor Dr. Gerald.
EENG 1920 Chapter 1 The Engineering Design Process 1.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Abstract Other Resources Financial Resources Project Schedule Personnel Efforts Item DescriptionCost STK300 Microcontrollerdonated (Kanda) GM28 Cellular.
Pump Controller Team Number: May06-12 Team Members Dwayne Stammer CprE Francois Munyakazi EE Dan Paulsen CprE/EE Faculity Advisor Nicola Elia Client Viking.
Abstract Evidence can be the key to convicting someone of a crime, or acquitting a person of charges brought against them. To make sure the evidence is.
Abstract Previous senior design teams developed an amplifier board for Teradyne Corporation. This board will boost the input signal to a computer-based.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Problem Statement Expanding the capabilities of an auto repair paint drying system that uses newly developed ultraviolet (UV) light activated paint. This.
Dec Dec Team Members - Bannister, Jacqueline - EE Petersen, Jordan - CprE Holen, Jacob - CprE Harvey, Luke - CprE Members - Bannister, Jacqueline.
STATEFLOW AND SIMULINK TO VERILOG COSIMULATION OF SOME EXAMPLES
Attack Tool Repository and Player for ISEAGE May06-11 Abstract Today’s world is changing shape as it increases its dependency on computer technology. As.
When buying a product in today’s marketplace, an individual is faced with the challenge of remembering an abundance of information about the product that.
Advisor: Dr. Edwin Jones 1 Client: Paul Jewell ISU Engineering Distance Learning Facility May01-13 Design Team: David DouglasCprE Matt EngelbartEE Hank.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
Network Enabled Wearable Sensors The Combined Research Curriculum Development (CRCD) project works with the Virtual Reality Applications Center (VRAC)
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Abstract Evidence can be the key to convicting someone of a crime, or acquitting a person of charges brought against them. To make sure evidence is carefully.
Abstract Introduction End Product & Deliverables Resources Project Requirements Team Members: Faculty Advisors: Client: Team Members: Faculty Advisors:
-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.
Soil Moisture Radar – Ongo-02d ABSTRACT During times of increased flood problems, soil moisture becomes a paramount concern among geologists due to the.
D R A T D R A T ABSTRACT Every semester each department at Iowa State University has to assign its faculty members and teaching assistants (TAs) to the.
Introduction ProjectRequirements Project Requirements In a previous senior design project, a wireless front-end was added to Iowa State University’s Teradyne.
Programmable Logic Device Architectures
Abstract Reiman Gardens is looking to provide more educational material on their website. They are seeking a web program that provides an enjoyable experience.
OSCAR Octagonal Speech Controlled Autonomous Robot ME Seth Alberty Henry Venes EE Matt FrerichsHuy Nguyen Daniel HumkeDavid Staab Daniel MarquisFahad Wajid.
Device Interface Board for Wireless LAN Testing
Digital Design Using VHDL and PLDs ECOM 4311 Digital System Design Chapter 1.
Abstract Due to a change in demand, high voltage transmission circuits can become overloaded. Overloads are resolved by the dispatch of power based on.
A Design Flow for Optimal Circuit Design Using Resource and Timing Estimation Farnaz Gharibian and Kenneth B. Kent {f.gharibian, unb.ca Faculty.
HardSSH Cryptographic Hardware Key Team May07-20: Steven Schulteis (Cpr E) Joseph Sloan (EE, Cpr E, Com S) Michael Ekstrand (Cpr E) Taylor Schreck (Cpr.
UTA/ARRI. Enterprise Engineering for The Agile Enterprise Don Liles The University of Texas at Arlington.
Client Senior Design Electrical and Computer Engineering Iowa State University Introduction Abstract Architectural plans are currently being developed.
PC Based Spectrum Analyzer April 29, 2003 May03-10 Faculty Advisor: Dr. DJ Chen Michael Cain Paul Heil Eric Rasmussen Aung Thuya Client: Teradyne Inc.
OSCAR Octagonal Speech Controlled Autonomous Robot Team Ongo01 Motion Control & End Effector Frerichs, Matt – EE Moudin, Alex – ME Shedek, Tom – ME Wajid,
Problem Statement The goal of this project is to complete the basic automated functions of the Dream Green putting surface. The objective is to produce.
Abstract The purpose of this project is to design a high-performance FPGA-controlled amplifier for Teradyne Corporation. This will constitute Phase IV.
ELVIS Educational Laboratory Virtual Instrumentation Suite: Phase II Abstract Problem Statement The goal of this project is to convert the EE 201 labs.
Clients/Faculty Advisors Dr. Eric Bartlett May01-14 Team Members David Herrick Brian Kerhin Chris Kirk Ayush Sharma Incremental Learning With Neural Networks.
Athletic Field Management System Faculty Advisors: John Lamont Ralph Patterson Tom Baird Project Client: Mary Beth Chinery Boone Area Recreation Department.
Device Interface Board for Wireless LAN Testing Team May Client ECpE Department Faculty Advisor Dr. Weber Team Members Nathan Gibbs – EE Adnan Kapadia.
LIGHTNING PROTECTION OF TRANSMISSION AND DISTRIBUTION LINES Team Members Eric Nelson, EE – Project LeaderDavid Dieterich, EE Tim Conrad, EE – Com. CoordinatorSam.
Microcontroller Evolution
Programmable Logic Device Architectures
Microcontroller Enhancement Design Project
Economic Dispatch of Combined-Cycle Units
A Secure Wireless Interface between Personal Digital Assistants (PDAs)
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Software Support Framework
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
Software life cycle models
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Automated Printed Circuit Board Development
Microcontroller Evolution
FPGA Controlled Amplifier Module May 06-14
Octagonal Speech Controlled Autonomous Robot
Proposed Approach and Considerations
Presentation transcript:

Design Objectives The design should fulfill the functional requirements listed below Functional Requirements Hardware design – able to calculate transforms and inverse transforms in real-time A building block – the design should be a building block for larger systems that need to process transforms in real-time Design Constraints FPGA size limitation – limited by the computation time, size of signals to be processed, and the gate count Transform computation time – limited by the process time to compute transforms quickly and efficiently Finances – limited by the finances the team has access to Time – must be completed within two semesters time Milestones Project definition Project plan Poster Design of chosen transform algorithm Implementation of algorithm Final documentation of product FPGA-Implemented Transforms ItemTeam hoursCost 3xFPGA Boards0Provided by the client Xilinx Software0Downloaded VHDL Materials0Checked out from library Project Poster12$50 Total12$50 Parts and MaterialsCost Course Manual$50.00 Project Poster$60.00 FPGA Boards$0.00 Development Tools$0.00 Total$ ABSTRACT Applications based on transforms require high computational power, which gives rise to the need to experiment with efficient algorithms. Reconfigurable hardware devices in the form of Field Programmable Gate Arrays (FPGAs) have been proposed as a way of obtaining high performance, more efficient implementation, and maximum speed. The goal of this project is to design FPGAs that will be used as a component in more complex projects, such as an aircraft-to-runway alignment system, or the design of a musical system that can transcribe the notes played in real-time, or any other system in which real-time processing of discrete transforms is desired. INTRODUCTION PROJECT REQUIREMENTS PROPOSED APPROACH ESTIMATED RESOURCES AND SCHEDULE SUMMARYTEAM INFORMATION Problem Statement Software calculations of transforms are very time consuming due to their use of complex trigonometric functions, design of an FPGA to calculate in real-time transforms will greatly improve speed Operating Environment Limited to the specifications of the chosen Xilinx™ FPGA for the particular transform operation Intended Users and Intended Uses Design can be used as a component in larger systems such as an aircraft-to-runway alignment system, or a musical system that can transcribe the notes played Assumptions Implementing real-time transform calculation engines in hardware is possible Xilinx™ produces an FPGA with the needed gate count to implement such algorithms Limitations Algorithms must compute transforms efficiently to achieve real-time status The number of I/O pads available for data is set for each FPGA Knowledge of transform algorithms, VHDL, and specific Xilinx™ functions End Product and Deliverables Design methodology – a method for designing real-time transform engines Sub-block VHDL code – implementations of generic blocks needed for transform calculations Synthesize VHDL code and final FPGA - implementation of at least one transform engine Final report – documentation of the design methodology used, the VHDL sub-block designs, and the overall implemented transform design Approach Research and study various transforms Study Xilinx™, FPGAs, VHDL, and balanced computing Suitable transformation of algorithm for hardware implementation Technologies Considered Xilinx™ software, because of available client resources Radon transform and Fourier transform Testing Considerations Unit testing – test each fundamental block of system Integration testing – units will be tested as they are integrated together System tests – show the overall functionality of system Acceptance testing – show system conforms to the customer’s requests From avionics to music, digital signal processing is becoming an important part of everyday life, but the current technology to calculate transforms is trailing the demand for speed. Through research and study, efficient algorithms can be built to solve transforms in a way that can be implemented into the design of a chip. Once efficient algorithms have been discovered, designing an FPGA chip that can optimize the calculation of transforms would have wide spread results. The end product of this design will be a hardware chip used for calculating transforms that will efficiently improve current industry technology. Personal Effort Project Schedule Other Requirements Team members Sean Casey EE / CprE Christopher Miller EE / CprE Chii-Aik Fang EE Ibrahim Ali EE Advisor and Client Arun K. Somani Department Chair of Electrical and Computer Engineering May Financial Requirements Airplane lands by taking digital pictures that are manipulated by the system into a recognizable landing strip FPGA RUNWAY RADON TRANSFORM RUNWAY IMAGE RADON