Penn ESE370 Fall2011 -- DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.

Slides:



Advertisements
Similar presentations
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 30, 2011 Transmission Line.
Advertisements

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: October 27, 2014 Distributed RC Wire.
Characteristic Impedance Contnd. Air Dielectric Parallel Line Coaxial Cable Where: D = spacings between centres of the conductors r = conductor radius.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 21: October 28, 2011 Distributed RC Delay.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 28: November 15, 2013 Memory Periphery.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 7, 2012 Transmission Line.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
Lecture 4.  1.5 The terminated lossless transmission line What is a voltage reflection coefficient? Assume an incident wave ( ) generated from a source.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 16, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 39: December 6, 2013 Repeaters in Wiring.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 28, 2011 MOS Transistor.
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 19: October 15, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 13, 2014 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 3, 2014 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 37: December 8, 2010 Adiabatic Amplification.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 7: September 22, 2010 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 24, 2014 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 26: October 31, 2014 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 32: November 28, 2011 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 2: September 9, 2011 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 15, 2014 Delay and RC Response.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.
08 - Winter 2005 ECE ECE 766 Computer Interfacing and Protocols 1 Transmission Lines Transmission line effects must be considered when length is comparable.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: November 25, 2013 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 3: September 12, 2011 Transistor Introduction.
Day 16: October 6, 2014 Inverter Performance
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 31, 2011 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 22: October 22, 2014 Pass Transistor Logic.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 19, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 10, 2014 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 12: September 25, 2013 MOS Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 6: September 19, 2011 Restoration.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 23: October 24, 2014 Pass Transistor Logic:
Lecture 3.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 14, 2011 Gates from Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 4: September 12, 2012 Transistor Introduction.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 20: October 25, 2010 Pass Transistors.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 5: September 8, 2014 Transistor Introduction.
1 E n v i r o n m e n t 1 5. SOURCES OF ERRORS the environment, Measuring errors can occur due to the undesirable interaction between the measurement system.
1 John McCloskey NASA/GSFC Chief EMC Engineer Code 565 Building 23, room E Fundamentals of EMC Transmission Lines.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 31: November 22, 2010 Inductive Noise.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 8: September 21, 2012 Delay and RC Response.
Smith Chart & Matching Anurag Nigam.
Day 38: December 4, 2013 Transmission Lines Implications
Day 9: September 27, 2010 MOS Transistor Basics
Day 15: October 10, 2012 Inverter Performance
Day 36: November 26, 2013 Transmission Line Introduction and Analysis
Characteristic Impedance Contnd.
Day 37: December 1, 2014 Transmission Lines Modeling and Termination
Day 37: December 2, 2013 Transmission Lines Modeling and Termination
Day 39: December 5, 2014 Repeaters in Wiring
Day 17: October 8, 2014 Performance: Gates
Day 2: September 10, 2010 Transistor Introduction
Day 5: September 17, 2010 Restoration
Day 17: October 9, 2013 Performance: Gates
Day 15: October 13, 2010 Performance: Gates
Day 8: September 23, 2011 Delay and RC Response
Day 34: December 1, 2010 Transmission Lines
Day 16: October 12, 2012 Performance: Gates
Day 16: October 17, 2011 Performance: Gates
4th Week Seminar Sunryul Kim Antennas & RF Devices Lab.
Presentation transcript:

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines Modeling and Termination

Transmission Line Agenda Where arise? General wire formulation Lossless Transmission Line See in action in lab Impedance End of Transmission Line? Termination Discuss Lossy Implications Penn ESE370 Fall DeHon 2

From Day 33 Signal propagate as wave down transmission line V(x,t) = A+Be (x-wt) –Delay linear in wire length –Speed Penn ESE370 Fall DeHon 3

Wire “Resistance” What is the resistance at V i ? Q to charge V i ? I i given velocity w? R = V i /I i ? Penn ESE370 Fall DeHon 4 ViVi V i+1 V i-1 IiIi I i+1 I ci

Wire “Resistance” Q=CV I = dQ/dt Moving at rate w I=wCV R=V/I=1/(wC) Penn ESE370 Fall DeHon 5 ViVi V i+1 V i-1 IiIi I i+1 I ci

Impedance Z 0 =R= 1/wC = 1/(C/sqrt(LC)) Penn ESE370 Fall DeHon 6 ViVi V i+1 V i-1 IiIi I i+1 I ci

Impedance Assuming infinitely long wire, how look different at V i, V i+1, V i+2 ? Penn ESE370 Fall DeHon 7 ViVi V i+1 V i-1 IiIi I i+1 I ci

Impedance Transmission line has a characteristic impedance –Looks to driving circuit like a resistance Penn ESE370 Fall DeHon 8

Infinite Lossless Transmission Line Transmission line looks like resistive load Input waveform travels down line at velocity –Without distortion Penn ESE370 Fall DeHon 9 Z0Z0

End of Line What happens at the end of the transmission line? –Short Circuit Hint: what must happen in steady state? –Terminate with R=Z 0 –Open Circuit Penn ESE370 Fall DeHon 10

Short Penn ESE370 Fall DeHon 11

Terminate R=Z 0 Penn ESE370 Fall DeHon 12

Open Penn ESE370 Fall DeHon 13

Longer LC (open) 40 Stages L=100nH C=1pF Stage delay? Drive with 2ns Pulse No termination (open circuit) Penn ESE370 Fall DeHon 14

Pulse Travel RC Penn ESE370 Fall DeHon 15 V1,V3,V4,V5,V6 about 10 stages apart

Analyze End of Line Penn ESE370 Fall DeHon 16

Analyze End of Line Incident wave V i =I i ×Z 0 end end V=IR relationships? Relate all three V’s using R, Z 0 Penn ESE370 Fall DeHon 17

Analyze End of Line Incident wave V i =I i ×Z 0 KCL: I i =I r +I t KVL: V i +V r =V t V r =I r ×Z 0 I r =V r /Z 0 V t =I t ×R I t =V t /R I i =V i /Z 0 Penn ESE370 Fall DeHon 18

Analyze End of Line V i +V r =V t Penn ESE370 Fall DeHon 19 Eliminate V t

Analyze End of Line V i +V r =V t Penn ESE370 Fall DeHon 20

Analyze End of Line V i +V r =V t Penn ESE370 Fall DeHon 21

Reflection Sanity check with previous –Short –Matched –Open Penn ESE370 Fall DeHon 22

Pulse Travel RC Penn ESE370 Fall DeHon 23

Visualization Penn ESE370 Fall DeHon 24

Back to Source Penn ESE370 Fall DeHon 25

Back at Source? What happens at source? –Depends on how terminated –Looks like at sink end Penn ESE370 Fall DeHon 26

R≠Z 0 What happens? –75  termination on 50  line –“Short-Circuit” source? Penn ESE370 Fall DeHon 27

Simulation For these, with direct drive from voltage source –Source looks like short circuit ( not typical of CMOS ) Source cannot be changed Penn ESE370 Fall DeHon 28

50  line, 75  termination Penn ESE370 Fall DeHon 29

Step Response Penn ESE370 Fall DeHon 30

Series Termination What happens here? Penn ESE370 Fall DeHon 31

Simulation Penn ESE370 Fall DeHon 32

Series Termination R series = Z 0 Initial voltage divider –Half voltage pulse down line End of line open circuit – sees single transition to full voltage Reflection returns to source and sees termination R series = Z 0 No further reflections Penn ESE370 Fall DeHon 33

Termination Cases Parallel at Sink –Pix Series at Source –pix Penn ESE370 Fall DeHon 34

CMOS Driver / Receiver What does a CMOS driver look like at the source? –I d,sat =1200  A/  45nm What does a CMOS inverter look like at the sink? Penn ESE370 Fall DeHon 35

Admin Project 3 –Due Friday –Make sure you’ve looked at min-size inverter baseline case –Suggest think through recommendations and hints before Paul’s office hours Wednesday Penn ESE370 Fall DeHon 36

Idea Signal propagate as wave down transmission line –Delay linear in wire length –Speed –Impedance Behavior at end of line depends on termination Both src and sink are “ends” Penn ESE370 Fall DeHon 37