A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Topology-Aware Buffer Insertion and GPU-Based Massively Parallel Rerouting for ECO Timing Optimization Yen-Hung Lin, Yun-Jian Lo, Hian-Syun Tong, Wen-Hao.
A Novel Cell Placement Algorithm For Flexible TFT Circuit With Mechanical Strain And Temperature Consideration Jiun-Li Lin, Po-Hsun Wu, and Tsung-Yi Ho.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
© 2002 Fadi A. Aloul, University of Michigan PBS: A Pseudo-Boolean Solver and Optimizer Fadi A. Aloul, Arathi Ramani, Igor L. Markov, Karem A. Sakallah.
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
An Optimal Algorithm of Adjustable Delay Buffer Insertion for Solving Clock Skew Variation Problem Juyeon Kim, Deokjin Joo, Taehan Kim DAC’13.
MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Addressing Optimization for Loop Execution Targeting DSP with Auto-Increment/Decrement Architecture Wei-Kai Cheng Youn-Long Lin* Computer & Communications.
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
Wire Planning with consideration of Electromigration and Interference Avoidance in Analog Circuits 演講者 : 黃信雄 龍華科技大學 電子工程系.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
A Routing Approach to Reduce Glitches in Low Power FPGAs Quang Dinh, Deming Chen, Martin D. F. Wong Department of Electrical and Computer Engineering University.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constraint EWOD Chips Qin Wang 1, Weiran He, Hailong Yao 1, Tsung-Yi Ho 2, Yici Cai.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips Chiung-Yu Lin and Yao-Wen Chang Department of EE, NTU DAC 2009.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
1 ε -Optimal Minimum-Delay/Area Zero-Skew Clock Tree Wire-Sizing in Pseudo-Polynomial Time Jeng-Liang Tsai Tsung-Hao Chen Charlie Chung-Ping Chen (National.
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
PARR:Pin Access Planning and Regular Routing for Self-Aligned Double Patterning XIAOQING XU BEI YU JHIH-RONG GAO CHE-LUN HSU DAVID Z. PAN DAC’15.
Reliability-Oriented Broadcast Electrode- Addressing for Pin-Constrained Digital Microfluidic Biochips Department of Computer Science and Information Engineering.
Non-stitch Triple Patterning- Aware Routing Based on Conflict Graph Pre-coloring Po-Ya Hsu Yao-Wen Chang.
NCKU CSIE EDALAB Tsung-Wei Huang, Chun-Hsien Lin, and Tsung-Yi Ho Department of Computer Science and Information Engineering.
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
NCKU CSIE EDALAB Tsung-Wei Huang and Tsung-Yi Ho Department of Computer Science and Information Engineering National Cheng.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
System in Package and Chip-Package-Board Co-Design
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
Dept. of Electronics Engineering & Institute of Electronics National Chiao Tung University Hsinchu, Taiwan ISPD’16 Generating Routing-Driven Power Distribution.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
2 University of California, Los Angeles
Fast Min-Register Retiming Through Binary Max-Flow
Presentation transcript:

A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4, and Yao-Wen Chang 5 1 TSMC 2 EE, Stanford 3 CSIE, National Cheng Kung University 4 CSIE, National Taiwan University 5 GIEE & EE, National Taiwan University Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4, and Yao-Wen Chang 5 1 TSMC 2 EE, Stanford 3 CSIE, National Cheng Kung University 4 CSIE, National Taiwan University 5 GIEE & EE, National Taiwan University

2 Outline Introduction Droplet Routing on Cross-Referencing Biochips Experimental Result Conclusion

3 Outline Introduction Droplet Routing on Cross-Referencing Biochips Experimental Result Conclusion

4 Digital Microfluidic Biochips Perform laboratory procedures based on droplets Droplet: biological sample carrier Three main components: 2D microfluidic array: set of basic cells for biological reactions Reservoirs/dispensing ports: for droplet generation Optical detectors: detection of reaction result The schematic view of a biochip (Duke Univ.) Reservoirs/Dispensing ports Optical detector Droplets Electrodes Mixing two droplets 2D microfluidic array

5 Biochip Architectures Direct-addressing biochips Each cell is individually controlled # of control wires (for cell activation) is proportional to the area of a biochip Only suitable for small- scale biochips Cross-referencing biochips [Gong et al, MEM’04] A control pin is used for a row/column of cells # of control wires is proportional to the perimeter of a biochip More suitable for large- scale biochips Direct-addressing biochip Cross-referencing biochip Control wire

6 Bioassay Execution and Droplet Routing Bioassay: a procedure to determine the strength or activity of a biological sample Droplet routing Droplet transportation from its source pin to target pin 2-pin & 3-pin nets Set of 2D planes Task graph Bioassay execution illustration a Mix Dilution c b Generation d e c a Droplet routing path e Mixing point d d Routing obstacle Pin

7 Droplet Movement and Electrode Interference Cell activation: a potential difference on this cell Electrode interference: extra-activated cells to prevent correct droplet movement Due to voltage assignment on rows/columns High voltage 3 Low voltage Activated cell Extra activated cell 1 2

8 Routing Constraints Electrode constraint Avoidance of electrode interference Only one neighboring cell can be activated for correct droplet movement Fluidic constraint For the correctness of droplet transportation 3D cube in a 3D space Electrode constraint Deactivated cell Activated cell (x, y, t) (x-1, y-1, t-1) (x+1, y+1, t+1) Fluidic constraint

9 Problem Formulation Given: A set of 2-pin or 3-pin nets; location of pins and obstacles Objective: Voltage assignment for correct droplet movement Minimize maximum droplet transportation time for fast bioassay execution Constraints: Both the electrode and static fluidic constraints are satisfied

10 Previous Work Routing algorithms for direct-addressing biochips [Su et al, DATE’06], [Griffith et al, TCAD’06], [K. Böhringer, TCAD’06], [Yuh et al, ICCAD’07], and [Cho et al, ISPD’08] Indirect method A direct-addressing routing solution must be given Graph coloring based approach [Griffith et al, TCAD’06] # of colors = # of cycles to move all droplets Clique partitioning based approach [Xu et al, DATE’07] # of cliques = # of cycles to move all droplets Direct method ILP-based routing [Yuh et al, DAC’08]

Our Contribution Propose the first SAT-based routing algorithm More efficient than generic ILP formulation Two-stage routing algorithm Global routing followed by detailed routing Routing path information utilization 3D routing graph for detailed routing 2D routing graph implies that a droplet can visit one basic cell at most once Higher flexibility 11

12 Outline Introduction Droplet Routing on Cross-Referencing Biochips Algorithm Overview Global routing Detailed routing Experimental Result Conclusion

Routing Algorithm Overview 13 Net criticality determination Nets selection SAT formulation construction Nets routing All nets are routed? Inputs: 1. Net list 3. obstacle 2. pin locations locations Global routing 3D routing and voltage assignment Failed nets re-route Refinement Success? No Yes No Yes Detailed routing

14 Outline Introduction Droplet Routing on Cross-Referencing Biochips Algorithm Overview Global routing Detailed routing Experimental Result Conclusion

Net Selection Iteratively select nets whose criticality value is the largest one in global routing stage Interference value of a net = possibility of violating fluidic + possibility of violating electrode constraints Criticality = sum of interference values of all other nets 15 Less possible for fluidic constraint violation Possible routing path Less possible for electrode constraint violation

Objective Function Divide the entire cells into several 3 X 3 global cells (G-cell) Reduce the design complexity Avoid fluidic constraint violation Minimize routing time and routing congestion Routing time is for fast droplet transportation time Congestion minimization is for electrode constraint A droplet introduces one unit of congestion for a “cross” of global cells 16 (0,0) (0,2) (0,3) (3,0) (1,3) (1,1) (1,0) (0,1) (2,3) (2,2) (2,1) (2,0) (3,3) (3,2) (3,1)

Constraints Objective function computation For droplet arrival time and congestion of global cells Source/sink requirement All droplets are located at their source at time zero A droplet stays at its sink once reaching it Exclusivity constraint Each global cell has one droplet at a time Droplet movement A droplet moves one neighboring cells or stall 17

18 Outline Introduction Droplet Routing on Cross-Referencing Biochips Algorithm Overview Global routing Detailed Routing Experimental Result Conclusion

Routing Graph Construction 3D routing graph A node represents a basic cell (x, y) at time t An edge represents that a droplet can move from one basic cell to another from time t to t+1 Advantages Model the droplet movements in 3D manner Higher flexibility than 2D routing graph 19 (x3, y3) (x5, y5)(x, y)(x1, y1) (x4, y4) (x, y, t) (x2, y2, t+1) (x4, y4, t+1) (x1, y1, t+1) (x3, y3, t+1) (x, y, t+1)

Routing Node Cost Cost(x, y, t) = timing cost + fluidic penalty + electrode penalty + activation penalty + deactivation penalty Timing cost = a constant for non-sink nodes Fluidic penalty = # of fluidic constraint violated if this node is used for routing Electrode penalty = # of activated cells so that using (x, y) will violate electrode constraint Activation penalty = # of electrode constraint violation if (x, y) is activated Deactivation penalty = # of deactivated cells so that proper droplet routing is not possible 20

Routing Algorithm Iteratively route each net based on its criticality Voltage assignment of each cell of the routing path Terminate when all droplets reach their sinks or a limited iteration count is reached A post-refinement is performed for further optimization 21

22 Outline Introduction Droplet Routing on Cross-Referencing Biochips Experimental Result Conclusion

23 Experimental Settings Implemented our algorithm in C++ language on a 2.6 GHz Linux machine with 6GB memory SAT solver: minisat+ Compared with two indirect algorithms ([Griffith, et al, TCAD’06] and [Xu et al, DATE’07]) and one direct algorithm ([Yuh et al, DAC’08]) Use BioRoute ([Yuh et al, ICCAD’07]) to generate direct- addressing routing solutions

24 Routing Benchmark Two real bioassays In-vitro diagnostics ([Su et al, DATE’06] & [Yuh et al, ICCAD’07]) Protein analysis ([Yuh et al, ICCAD’07]) BioassayChip dim.#2D planes#Tnets Diagnostic_116 x Diagnostic_214 x Protein_121 x Protein_213 x #2D planes: total # of 2D planes #Tnets: total # of nets

Routing Result Report max/avg routing time and CPU time Better solution quality within reasonable CPU time 25 Circuit Xu et al, DATE’07 Griffith, et al, TCAD’06 Yuh et al, DAC’08 Ours Time (clk) CPU time (sec) Time (clk) CPU time (sec) Time (clk) CPU time (sec) Time (clk) CPU time (sec) Diag_1 40/ < / / / Diag_2 35/ < / / / Pro._1 48/ < / / / Pro._2 36/ < / / /

26 Routing Result of Diagnostic_1 obstacle High voltage Low voltage

27 Outline Introduction Droplet Routing on Cross-Referencing Biochips Experimental Result Conclusion

28 Conclusion Proposed the first SAT-based droplet routing algorithm for cross-referencing biochips Proposed the two-stage routing scheme Global followed by detailed routing Routing information utilization Demonstrated the effectiveness of our approach Future work Other routing objectives, such as power minimization