Owner : LUOS Cypress Confidential Sales Training 3/13/2013 1 The Industry’s Highest Performance, Standardized Networking Memory GSI SQ-IIIe vs. Cypress.

Slides:



Advertisements
Similar presentations
Memory Chapter 3. Slide 2 of 14Chapter 1 Objectives  Explain the types of memory  Explain the types of RAM  Explain the working of the RAM  List the.
Advertisements

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Router Architecture : Building high-performance routers Ian Pratt
Efficient IP-Address Lookup with a Shared Forwarding Table for Multiple Virtual Routers Author: Jing Fu, Jennifer Rexford Publisher: ACM CoNEXT 2008 Presenter:
1 Architectural Results in the Optical Router Project Da Chuang, Isaac Keslassy, Nick McKeown High Performance Networking Group
1 COMP 206: Computer Architecture and Implementation Montek Singh Wed., Nov. 13, 2002 Topic: Main Memory (DRAM) Organization.
Jennifer Rexford Princeton University MW 11:00am-12:20pm Programmable Data Planes COS 597E: Software Defined Networking.
VPN for Sales Nokia FireWall-1 Products Complete Integrated Solution including: –CheckPoint FireWall-1 enterprise security suite –Interfaces installed.
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
Introduction to Interconnection Networks. Introduction to Interconnection network Digital systems(DS) are pervasive in modern society. Digital computers.
Is Lambda Switching Likely for Applications? Tom Lehman USC/Information Sciences Institute December 2001.
Multimedia & Communications ATMEL Bluetooth Background information on Bluetooth technology ATMEL implementation of Bluetooth spec.
Sistemas Embarcados na indústria automotiva André Resende.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
This is an overview of sophisticated configuration tools for online selling processes of network solutions. The tools address a very wide range of design.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
QDR/DDR SRAM & LLDRAM Waqar Haidari, Computing and Communications BU
Owner : SAYD Cypress Confidential Sales Training 2/21/ FTDI FT232R vs. USB Serial CY7C65213 USB - UART Converter Cable USB to UART Conversion at.
Sales Training 3/15/2013 Owner : JOCA Cypress Confidential TI UCD90160 vs. Cypress PSoC 3 Power Supervision Applications More Rails on a One-chip Solution.
Owner: SKRG Rev *A Tech lead: EWOO 1Mb Quad SPI nvSRAM Quick Presentation 1 Quick Presentation: 1Mb Quad SPI nvSRAM Eliminate Batteries and Reduce.
Designing Packet Buffers for Internet Routers Friday, October 23, 2015 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford.
Cypress Roadmap: Aerospace Memory
Owner: NJX Rev ** Automotive Asynchronous SRAM Product Family Presentation Cypress Has the Industry’s Broadest Portfolio of High-Speed, Low-Power.
Cypress Semiconductor Corporation Cypress Confidential Sales Training 09//25/2012 Synaptics S320x vs. Cypress TMA46x Mobile Phone Applications Cypress.
Sales Training 3/14/2013 Owner : SAYD Cypress Confidential IDT ICS8543 vs. Cypress CY2DL1504 Clock distribution in Router applications Clock signals delivered.
Cypress Confidential Owner: VBHU Sales Training 03/15/2013 Everspin MR4A16B vs. Cypress 16Mb NVSRAM High Frequency Parallel NVSRAM with Multiple Interface.
Owner: VBHUSales Training 03/15/2013 Cypress Confidential IDT 72T36135M vs. Cypress CYF072x Video Buffering Applications High density FIFOs with unmatched.
Owner: ABVY Synchronous SRAM Roadmap Rev *BBUM: OHP Q Cypress Roadmap: Synchronous SRAMs.
High Quality & High Performance Memory Provider for Net work Sol ution 1/19 High Quality & High Performance Memory Provider for Network Solution NETSOL.
Performed by:Yulia Turovski Lior Bar Lev Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Owner: ABVY (SKRG, OHP, DCN, GHR, DSG, GMRL, JMY) Synchronous SRAM With On-Chip ECC Quick Presentation Rev **Tech Lead: SKRG 1 High-Performance,
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
CYPRESS SEMICONDUCTOR. 2 Cypress Confidential QDR Class vs DDR III (DRAM) 8 8 DDR3 SDRAM QDR2+ SRAM Multiplexed Address Bus (Row &
New Product Introduction: Synchronous SRAM with On-Chip ECC ECC = Error-Correcting Code High-Performance, Low-Power Synchronous SRAMs With On-Chip ECC.
Quick Presentation: 128Mb to 1Gb Quad SPI FL-S NOR Flash Family FL-S = Cypress’s 3.0-V, 65-nm NOR Flash Memory Family With MirrorBit®1 Technology The.
Owner: EWOO Rev *C Tech lead: KEER Replace EEPROMs with a Superior Solution F-RAM Solution for Smart E-Meters Presentation: To provide an engineering.
Overview High Performance Packet Processing Challenges
Engineering Presentation Owner: EWOO Rev *C Tech lead: ZSK Replace EEPROMs with a Superior Solution F-RAM Solution for Automotive Infotainment.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
What is a Microprocessor ? A microprocessor consists of an ALU to perform arithmetic and logic manipulations, registers, and a control unit Its has some.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Owner: PAJEHigh-Performance 4-PLL Clock Generator Pop-up Presentation Rev ** High-Performance 4-PLL Clock Generator Cypress Delivers Industry-Leading.
The Supply Chain Management Guide 8. Customer Service.
The Difference Between Router and Switch Not everyone knows: ADVANTAGES OF SWITCH:  Switches offer higher performance than bridges and hubs.  Switches.
I 2 C I/O Expanders 9520/9540/ CY8C9520 / CY8C9540 / CY8C9560 I 2 C Port Expanders CY8C9520 / CY8C9540 / CY8C / 40 / 60 individually configurable.
Q Cypress Roadmap: Nonvolatile RAM Owner: TUPNonvolatile RAM Roadmap Rev *KBUM: RHOE.
Owner: SAYD16Mb Asynchronous SRAM with ECC Pop-up Presentation Rev ** New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Owner: SAYD16Mb Asynchronous SRAM with ECC New Product Introduction (Engineering) Rev *F High-Speed and Low-Power Asynchronous SRAMs With On-Chip.
A PRESENTATION ON “OPTICAL ETHERNET” Presented by :- KULDEEP SINGH(08ESSEC016)
With the rapid advancement in technology and globalization, most of the leading companies and organizations generally operate with network connectivity.
1 Distributor Presentation Owner: BCAL Rev ** Sales Training Presentation - Product Pitch Purpose Engage in a discussion and inform sales and FAEs about.
Title 1 128Mb to 512Mb KL-S/KS-S HyperFlash™ Families New Product Introduction (Engineering) Owner: RYSU/HIIN Rev *ATech lead: MAMC The Industry’s.
11/18/2012 Owner : SHIV Cypress Confidential Automotive PSoC 3 vs. Freescale S08DZ Motor Control Applications Fail-Safe Simultaneous Control for more motors.
New Product Introduction: 64Mb to 2Gb Parallel Page Mode GL-S NOR Flash Memory Family GL-S = Cypress’s 3.0-V, 65-nm Parallel NOR Flash Memory with MirrorBit®1.
Cypress Introduces the Industry’s First 4Mb Serial F-RAM
ST Microelectronics ST7540 vs
Bus Systems ISA PCI AGP.
Product Family Presentation: Automotive Asynchronous SRAM
GSI SQ-IIIe vs. Cypress QDR-II+ Xtreme Network Line Card Applications
HyperTransport™ Technology I/O Link
New Product Introduction: 4Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Addressing: Router Design
Cypress PSoC 3 vs. TI UCD90160 Power Supervision Applications
Cypress HX3 vs. Via Labs VL812 Docking Station Applications
STARFIRE Extending the SMP Envelope
Congestion Control, Quality of Service, & Internetworking
Network Systems and Throughput Preservation
Project proposal: Questions to answer
Cypress Roadmap: Asynchronous SRAMs
Quick Presentation: 16Mb Asynchronous SRAM with ECC ECC = Error-Correcting Code New High-Speed, Low-Power Asynchronous SRAMs With On-Chip ECC to Improve.
Presentation transcript:

Owner : LUOS Cypress Confidential Sales Training 3/13/ The Industry’s Highest Performance, Standardized Networking Memory GSI SQ-IIIe vs. Cypress QDR IV Network Line Card Applications

Sales Training 3/13/ Cypress Confidential Owner : LUOS CYPRESS INTERNAL USE ONLY GSI SQ-IIIe Overview GSI SQ-IIIe is a 72 Mb SRAM featuring Operating Speeds up to 675 MHz Random Transaction Rates (RTR) up to 1350 MT/s Quad Data Rate Interface On-Chip Error Correction Code (ECC) GSI SQ-IIIe finds application in High speed network switches and routers High performance computing GSI SQ-IIIe provides fast operating speeds and high RTR GSI SQ-IIIe

Sales Training 3/13/ Cypress Confidential Owner : LUOS CYPRESS INTERNAL USE ONLY Challenges Using GSI SQ-IIIe G networking line cards require high performance RTR 200G line rates and increased network traffic demands require RTR ranging from 1200 MT/s to 4800 MT/s GSI SQ-IIIe’s maximum RTR is 1350 MT/s, which limits the algorithm flexibility Example: GSI SQ-IIIe only supports up to 4 random transactions per lookup table per packet at 200G line rates 2. Sole sourced products are susceptible to supply interruption Memory interfaces should be standardized, ensuring the ability to source from multiple vendors GSI is the sole source provider of SQ-IIIe QDR-IV Cypress QDR-IV solves these problems: Offers industry’s highest RTR of 2133 MT/s, can support up to 7 random transactions per lookup table per packet at 200G line rates Multi-source product carried by all 3 global electronics distributors, 11 local distributors and 3 catalog houses QDR IV is the highest performing, standardized networking memory

Sales Training 3/13/ Cypress Confidential Owner : LUOS CYPRESS INTERNAL USE ONLY GSI SQ-IIIe vs. Cypress QDR-IV The indicated parameters are in the perceived order of importance * With replication for lookup 100G, 200G Owner : LUOS FeatureGSI SQ-IIIeCypress QDR-IV Random Transaction Rate (MT/s) No. of Chips * 2,41,1 Max Density (Mb) Max Bandwidth (Gbps) Max. Clock Frequency (MHz) Max Read Latency (ns) ODT AvailableYes On Chip ECCYes Pb FreeYes Multi-Source PartNoYes

Sales Training 3/13/ Cypress Confidential Owner : LUOS CYPRESS INTERNAL USE ONLY Customer Objections to Adopting QDR-IV Over GSI SQ-IIIe “The performance of QDR-IV is overkill” A non-banked, low-cost version with 1334 MT/s RTR and 72 Mb density is available QDR-IV is suitable to support a wide range of networking line cards performance (100G, 200G and 400G), extending the product life cycle “I am using GSI SQ-IIIe now. QDR-IV is not pin-to-pin compatible with GSl” GSI SQ-IIIe is not pin compatible with any similar product in the market QDR-IV is a standardized product, which is pin compatible with any other Consortium-defined product Once customer start using QDR-IV, they don’t need to worry about device migration in the future

Sales Training 3/13/ Cypress Confidential Owner : LUOS CYPRESS INTERNAL USE ONLY Sales Cautions for QDR-IV QDR-IV may not be competitive as a packet buffer Packet buffers require low RTR (less than 600 MT/s) and low cost/Gb; therefore QDR-IV is overkill and not justified QDR-IV can serve multiple roles QDR-IV provides up to 2130 MT/s RTR, which satisfies statistics/states, scheduler and lookup applications

Sales Training 3/13/ Cypress Confidential Owner : LUOS CYPRESS INTERNAL USE ONLY Data Sheets: 72 Mb and 144 Mb QDR-IV SRAMs72 Mb 144 Mb App Notes: Choosing the Right Cypress SRAM,Choosing the Right Cypress SRAM QDR II, QDR-II+, DDR-II, and DDR-II+ Design Guide Design Challenges Upgrade line card to 200G+ performance Decrease number of discrete memory components Reduce algorithm limit to implement complicated algorithm Require part availability for product life and beyond QDR-IV Solution Delivers speeds up to1066 MHz and up to 2133 MT/s RTR Satisfies statistics/states, scheduler and lookup applications Supports up to 7 random transactions per lookup table per packet at 200G line rates, providing algorithm flexibility Provides multi-sourced memory that is standards-based QDR-IV Value Suggested Collateral Block Diagram QDR-IV Design Win Example – Networking Line Card GSI SQ-IIIe, Micron RLDRAM3, MoSys MSR720 Competition 200G Networking Line Card