UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 1 Updates from Lab 4-120 Andrew Peck & Shayan Rastegari May 01, 2014.

Slides:



Advertisements
Similar presentations
Homework Reading Machine Projects Labs
Advertisements

TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
The 8085 Microprocessor Architecture
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
CPT Week, Nov 2003, B. Paul Padley, Rice University1 CSC Trigger Status, MPC and Sorter B. Paul Padley Rice University November 2003.
Set 20 Interrupts. INTERRUPTS The Pentium has a mechanism whereby external devices can interrupt it. Devices such as the keyboard, the monitor, hard disks.
HD44780 LCD programming From the Hardware Side Design and implementation details on the way to a valid SPI-LCD interface driver.
JTAG Course Lecturer: Tomer Rothschild
Endcap Muon meeting: Florida, January 9-10, 2004 J. Hauser UCLA 1 TMB, RAT, and ALCT Status Report Jay Hauser University of California Los Angeles ALCT/Mezzanine.
Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.
Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.
FPIX2 Project Zhou & JC. Using the Default Firmware 4 Connector (A,B,C,D) on the PMC board A & B SAMTEC Connector in the firmware Only A connector on.
Real-Time Systems Design JTAG – testing and programming.
Blackfin BF533 EZ-KIT Control The O in I/O Activating a FLASH memory “output line” Part 2.
Molly, Gwyn, Sam, and Eric.  Configure DACs to have their digital input set to zero (2.5V) when they receive power  Ramp up to higher voltage at a “user.
Blackfin BF533 EZ-KIT Control The O in I/O
TMB and RAT Status Report Endcap Muon OSU June 6, 2004 Martin von der Mey University of California, Los Angeles  Previous Status (OSU, April)
Programming. Software is made by programmers Computers need all kinds of software, from operating systems to applications People learn how to tell the.
Introduction to FPGA Design Illustrating the FPGA design process using Quartus II design software and the Cyclone II FPGA Starter Board. Physics 536 –
Part 1 Using the ARM board And start working with C Tutorial 5 and 6
HD44780 LCD programming From the Hardware Side
Control pins and Writing Microcode. Simple architecture Recall our architecture from the previous week It was a simple bus architecture “Control” was.
Systems Software & Operating systems
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
PPIB and ODMB Status Report Rice University April 19, 2013.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.
GBT Interface Card for a Linux Computer Carson Teale 1.
David Cussans/Scott Mandry, NIKHEF, October 2008 TLU v0.2.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
Microcode Source: Digital Computer Electronics (Malvino and Brown)
Gregory PawloskiAugust 22, 2002 MPC Testing Progress.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
28 Jan 2009G. Rakness (UCLA)1/15 Overview of What Was Done Last Week… Worked with Alex M. to measure ALCT turn-on curves –See next slides… Obtained values.
Cover for special hardcover edition of Phys. Lett. B featuring CMS+ATLAS Higgs results 31 July 2012G. Rakness (UCLA)1 The articles were submitted today.
Basic Input/Output System
PHY 201 (Blum)1 Microcode Source: Digital Computer Electronics (Malvino and Brown)
Tests of the Fully Loaded CSC Track Finder Backplane M.Matveev S.-J. Lee Rice University Alex Madorsky University of Florida 2 May 2005.
1 Programming of FPGA in LiCAS ADC for Continuous Data Readout Week 5 Report Tuesday 29 th July 2008 Jack Hickish.
Damper board (redux) SHARC overview Bill A. May 17, 2004.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Andrew Peck 1 CSC OTMB Firmware Meeting February 21, 2014 ALCT/TMB/RAT Test Stand at CERN Setting up complete duplicate of the ALCT-TMB-RAT test stand.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
UCLA Group Meeting March 20, 2014 Andrew Peck Shayan Rastegari 1 Updates from Lab Andrew Peck & Shayan Rastegari March 20, 2014.
CSC Ops/DPG meeting, 05-Oct-2011 Hauser1 ALCT boards for ME4/2 etc.
Software for tests: AMB and LAMB configuration - Available tools FTK Workshop – Pisa 13/03/2013 Daniel Magalotti University of Modena and Reggio Emilia.
EECS 373 On Operational Amplifiers and Other Means of Manipulating Voltage and Current.
발표자 : 이재신 발표 일시 : Chapter 2 Hardware Fundamentals for the Software Engineer The embedded-systems software engineer must often understand.
Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.
Development Environment
Lab 1: Using NIOS II processor for code execution on FPGA
Pulsar 2b AMchip05-based Pattern Recognition Mezzanine
Current DCC Design LED Board
VME Bus error A possible error condition for TMB whose firmware has been “misloaded” is to cause Bus Error on VME crate controller (VCC) at power up… Under.
University of California Los Angeles
University of California, Los Angeles Endcap Muon Purdue
CMS EMU TRIGGER ELECTRONICS
University of California Los Angeles
University of California Los Angeles
ALCT, TMB Status, Peripheral Crate Layout, CSC Event Display
TMB, RAT, and ALCT Status Report
University of California Los Angeles
Jason Gilmore Vadim Khotilovich Alexei Safonov Indara Suarez
HD44780 LCD programming From the Hardware Side
HD44780 LCD programming From the Hardware Side
Sector Processor Status Report
Interfacing keyboard with FPGA
CSC Electronics Problem Report CSCE I&C
Presentation transcript:

UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 1 Updates from Lab Andrew Peck & Shayan Rastegari May 01, 2014

UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 2 U76 Bus Hold Chip Discovered that one wrong chip was installed on OTMB baseboards.. U76 chip is responsible for keeping the JTAG signals at well-defined logic levels during FPGA initialization, until the JTAG state machine starts. With wrong chip, a floating signal is driving a buffer, which would output some psuedorandom logic being send to a psuedorandom JTAG chain. With correct chip, buffer outputs will stay at their previously held logic level until a driving signal changes them.. Original problem with TMB2005 was discovered by Greg.. If a RAT was installed in the crate, TMBs would lock up when issued hard-reset. Problems were never discovered in ME11. Some reasons: RATs are without firmware, so they won’t have any response to JTAG instructions ALCTs are all Spartan-6: long initialization time (129 ms).. Mezzanine would not respond to JTAG instructions… Slow control FPGA may still be problematic Level shifters on the Optical mezzanine may be inadvertently performing a similar bus-hold function.. (unsure) Some possible solutions: Straightforward but painful: replace all of the U76 chips. May still have issues due to the level shifters? Depends on how the level shifters respond to floating inputs.. Possible firmware fix: spurious data would likely be putting the JTAG controllers into bad states.. From any state, the JTAG controllers can be reset to a good “test-logic-reset” state with 5 clocks of test-mode-select. A JTAG test-logic-reset command could automatically be sent to all devices after hard-reset. May or may not fix the problem.. Jason is talking with Ben Wondering why the TMB locking-up was never seen at UCLA..? Considering to reinstall one of the old chips back on a TMB to investigate.

UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 3 ALCT JTAG Test Software Started working on the software for the ALCT baseboard test.. Tried to get existing code to compile… but some significant hurdles Need old versions of some proprietary software.. Not for sale now.. Couldn’t find for download. Also discovering some major issues in the code. Don’t know how it ever compiled in the first place (e.g. some functions misspelled). Spoke with an engineer at Embaradero.. He had no recommendations for any simple way to get the existing code working (he suggested rewriting large portions entire existing code with different graphical widgets and porting to free Pascal  ) Started a total rewrite of the code (in Python) to see how feasible it would be… turned out to be easier than expected. Managed to get working: LPT driver JTAG controller Mostly all of the ALCT backend functions have been tested.. e.g. read/write thresholds, voltages, ID codes, standby registers, etc.. Complete “slow control self test” Thresholds linearity test Haven’t done: Tester boards test Delays pattern test Some kind of interface..

UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 4 Updated Tables in TMB Documentation Xiaofeng discovered a table in the TMB specifications with bad/outdated pin assignments on the RPC backplane connectors. Some other tables turned out to be incorrect as well.. Was unchanged from TMB2004 assignments and backplane connectors. Now corrected in the latest TMB documentation. Moved Peter out of the basement ! Lab has moved! Peter is now upstairs with us.

UCLA Group Meeting May 01, 2014 Andrew Peck Shayan Rastegari 5 Next… Make some additions to the csc-fw repository ( Added files to local clone of the repository.. Need to talk to Manuel and submit pull request. Continue to look at the U76 issue.. Probably install the old chip on one of our TMBs, see if I can reproduce the problem. Finish some more work on the ALCT test software.. Almost in a state that it could replace the existing software. Work with Jason to include something about the U76 issue in the TMB documentation.. The change of chip was previously not documented (schematics + docs all had the old chip specified).