Integrated Test Data Compression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing Paul Theo Gonciari Bashir Al-Hashimi Electronic Systems.

Slides:



Advertisements
Similar presentations
Power-Aware and BIST-Aware NoC Reuse on the Testing of Core-based Systems Érika Cota Luigi Carro Flávio WagnerMarcelo Lubaszewski UFRGS Porto Alegre, Brazil.
Advertisements

Reducing Synchronization Overhead in Test Data Compression Environments Paul Theo Gonciari Bashir Al-Hashimi Electronic Systems Design Group University.
Improving Compression Ratio, Area Overhead, and Test Application Time in System-on-a-chip Test Data Compression/Decompression Paul Theo Gonciari*, Bashir.
VLSI-SoC, Atlanta J. Dalmasso, ML Flottes, B. Rouzeyre CNRS/ Univ. Montpellier II France 1 17/10/2007.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
Using MVL (Multi-Valued Logic) Signal in Test Application Baohu Li, Bei Zhang, Vishwani Agrawal Auburn University.
1 Architectural Complexity: Opening the Black Box Methods for Exposing Internal Functionality of Complex Single and Multiple Processor Systems EECC-756.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
Copyright 2005, Agrawal & BushnellVLSI Test: Lecture 21alt1 Lecture 21alt BIST -- Built-In Self-Test (Alternative to Lectures 25, 26 and 27) n Definition.
1 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Asynchronous Bit-stream Compression Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion.
Externally Tested Scan Circuit with Built-In Activity Monitor and Adaptive Test Clock Priyadharshini Shanmugasundaram Vishwani D. Agrawal.
Design for Testability Theory and Practice Lecture 11: BIST
Computational Astrophysics: Methodology 1.Identify astrophysical problem 2.Write down corresponding equations 3.Identify numerical algorithm 4.Find a computer.
Priyadharshini Shanmugasundaram Vishwani D. Agrawal DYNAMIC SCAN CLOCK CONTROL FOR TEST TIME REDUCTION MAINTAINING.
An Arithmetic Structure for Test Data Horizontal Compression Marie-Lise FLOTTES, Regis POIRIER, Bruno ROUZEYRE Laboratoire d’Informatique, de Robotique.
October 8, th Asian Test Symposium 2007, Biejing, China XXXXX00XXX XX000101XXXXXXXXXXXXX0XXX1X0 101XXX1011XXXXXX0XXX XX000101XXXXXXXXXXXXX0XXX1XX.
Improving the Efficiency of Memory Partitioning by Address Clustering Alberto MaciiEnrico MaciiMassimo Poncino Proceedings of the Design,Automation and.
1 FPGA Lab School of Electrical Engineering and Computer Science Ohio University, Athens, OH 45701, U.S.A. An Entropy-based Learning Hardware Organization.
IC-SOC STEAC: An SOC Test Integration Platform Cheng-Wen Wu.
Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving Zhiyuan He 1, Zebo Peng 1, Petru Eles 1 Paul Rosinger 2, Bashir M. Al-Hashimi.
Multivalued Logic for Reduced Pin Count and Multi-Site SoC Testing Baohu Li and Vishwani D. Agrawal Auburn University, ECE Dept., Auburn, AL 36849, USA.
TOPIC - BIST architectures I
BIST vs. ATPG.
An Embedded Core DFT Scheme to Obtain Highly Compressed Test Sets Abhijit Jas, Kartik Mohanram, and Nur A. Touba Eighth Asian Test Symposium, (ATS.
1 EE365 More on sequential circuits. 2 Serial data systems (e.g., TPC)
Feng-Xiang Huang A Design-for-Debug (DfD) for NoC-based SoC Debugging via NoC Hyunbean Yi 1, Sungju Park 2, and Sandip Kundu 1 1 Department of Electrical.
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
By Praveen Venkataramani Vishwani D. Agrawal TEST PROGRAMMING FOR POWER CONSTRAINED DEVICES 5/9/201322ND IEEE NORTH ATLANTIC TEST WORKSHOP 1.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Robust Low Power VLSI ECE 7502 S2015 SmartScan - Hierarchical Test Compression for Pin-limited Low Power Designs ECE 7502 Class Discussion Arijit Banerjee.
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
Testimise projekteerimine: Labor 2 BIST Optimization
Adopting Multi-Valued Logic for Reduced Pin-Count Testing Baohu Li, Bei Zhang and Vishwani Agrawal Auburn University, ECE Dept., Auburn, AL 36849, USA.
1 Fitting ATE Channels with Scan Chains: a Comparison between a Test Data Compression Technique and Serial Loading of Scan Chains LIRMM CNRS / University.
1 SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects Qiang Xu and Yubin Zhang Krishnendu Chakrabarty The Chinese.
Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.
Logic BIST Logic BIST.
1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS
Reducing Test Application Time Through Test Data Mutation Encoding Sherief Reda and Alex Orailoglu Computer Science Engineering Dept. University of California,
Design of a High-Throughput Low-Power IS95 Viterbi Decoder Xun Liu Marios C. Papaefthymiou Advanced Computer Architecture Laboratory Electrical Engineering.
Feng-Xiang Huang Test Symposium(ETS), th IEEE European Ko, Ho Fai; Nicolici, Nicola; Department of Electrical and Computer Engineering,
By Praveen Venkataramani
Abdullah Said Alkalbani University of Buraimi
Wrapper/TAM Optimization1 System-on-Chip (SoC) Testing SoC Wrapper/TAM Design.
Improving NoC-based Testing Through Compression Schemes Érika Cota 1 Julien Dalmasso 2 Marie-Lise Flottes 2 Bruno Rouzeyre 2 WNOC
TAM design and Test Data Compression for SoC Test Cost Reduction Julien DALMASSO, Marie-Lise FLOTTES, Bruno ROUZEYRE LIRMM, UMR5506 CNRS/Université Montpellier.
Useless Memory Allocation in System on a Chip Test: Problems and Solutions Paul Theo Gonciari Bashir Al-Hashimi Electronic Systems Design Group University.
Reduction of Register File Power Consumption Approach: Value Lifetime Characteristics - Pradnyesh Gudadhe.
Technical University Tallinn, ESTONIA Copyright by Raimund Ubar 1 Raimund Ubar N.Mazurova, J.Smahtina, E.Orasson, J.Raik Tallinn Technical University.
1 Power-Aware System on a Chip A. Laffely, J. Liang, R. Tessier, C. A. Moritz, W. Burleson University of Massachusetts Amherst Boston Area Architecture.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
Power-aware NOC Reuse on the Testing of Core-based Systems* CSCE 932 Class Presentation by Xinwang Zhang April 26, 2007 * Erika Cota, et al., International.
Status and Plans for Xilinx Development
July 10, th VLSI Design and Test Symposium1 BIST / Test-Decompressor Design using Combinational Test Spectrum Nitin Yogi Vishwani D. Agrawal Auburn.
On Reliable Modular Testing with Vulnerable Test Access Mechanisms Lin Huang, Feng Yuan and Qiang Xu.
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
Basics of digital systems
VLSI Testing Lecture 14: Built-In Self-Test
CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Esam Ali Khan M.S. Thesis Defense
Sungho Kang Yonsei University
Switching Theory and Logic Design Chapter 5:
MS Thesis Defense Presentation by Mustafa Imran Ali COE Department
Lecture 26 Logic BIST Architectures
Test Data Compression for Scan-Based Testing
Presentation transcript:

Integrated Test Data Compression and Core Wrapper Design for Low-Cost System-on-a-Chip Testing Paul Theo Gonciari Bashir Al-Hashimi Electronic Systems Design Group University of Southampton, UK Nicola Nicolici Electrical and Computer Engineering McMaster University, Canada

Overview Low-cost system-on-a-chip test Single vs. multiple scan chains compression Proposed add-on architecture –TAM add-on architecture Core wrapper design Reduce control and area overhead –Design flow integration Experimental results Conclusion

Low-cost SOC test Problems –High volume of test data –Increased chip/ATE frequency ratio –Increased chip/ATE pin number ratio –Increased scan-power dissipation High ATE costs and yield loss

Low-cost SOC test Solutions –Test data reduction –Reuse existing ATE technology –Exploit chip/ATE frequency ratio –Reduce pin count testing (RPCT) –Scan chain partitioning

TAM add-on architecture Core SOC Low-cost solution for core based SOC test TAM add-on

Overview Low-cost system-on-a-chip test  Single vs. multiple scan chains compression Proposed add-on architecture –TAM add-on architecture Core wrapper design Reduce control and area overhead –Design flow integration Experimental results Conclusion

Single scan chain TDC s i s o Core sync ATE Head decoder 5 FF SISR counter SOC

Single scan chain TDC (cont) Exploit test set regularities (e.g., runs of 0s) Based on coding schemes Exploit frequency ratio Synchronization overhead – temporal deserialization [Gonciari, ETW02] –External clock synchronization –FIFO like structures High scan power due to the long scan chain

Multiple scan chain TDC SISR scan chain Core WSC XOR Network Core scan chain data in ctrl

Multiple scan chain TDC (cont) Exploit care bits sparseness Uses XOR based spreading networks Temporal pattern lockout –Extra control line –Doubles the volume of test data –Influences test application time Structural Pattern lockout –can influence fault coverage High scan power due to driving of all scan chains Extend single scan chain TDC to multiple scan chains

Extend single scan chain TDC … Use one decoder and shift register [Chandra, DATE02] decoder shift register scan chain Core

Use one decoder and shift register Loosened the ATE timing constraint –Exploitation of frequency ratio Reduce peek scan-power –Shift register buffering Synchronization overhead Decrease in compression ratio –Unbalanced scan chains –Test set rotation

Extend single scan chain TDC … (cont) Use one decoder per scan chain [Chandra, TCAD01] [Gonciari, ETW02] ctrl distr dec1 dec2 dec3 scan chain Core

Use one decoder per scan chain Loosened the ATE timing constraint –Exploitation of frequency ratio Reduced scan-power –Scan chain partitioning Good compression ratio –No test set rotation Reduced synchronization overhead Increased area and control overhead Large number of scan chains Unbalanced scan chains

Low-cost SOC test Solutions –Test data reduction –Reuse existing ATE technology –Exploit chip/ATE frequency ratio –Reduce pin count testing (RPCT) –Scan chain partitioning Use one decoder per scan chain Increased area and control overhead Large number of scan chains Unbalanced scan chains

Overview Low-cost system-on-a-chip test Single vs. multiple scan chains compression  Proposed add-on architecture –TAM add-on architecture Core wrapper design Reduce control and area overhead –Design flow integration Experimental results Conclusion

TAM add-on architecture Core SOC Low-cost solution for core based SOC test TAM add-on

Core wrapper design WSC2 WSC3 WSC1 WSC4 Core tb2 tb3 tb4 tb1 Why core wrapper design ? WSC partitioning [Gonciari, VTS02] –Useless memory reduction –Easy control

Reducing control and area overhead ctrl distr dec1 dec2 dec3 WSC Core dec4 WSC Instead of

Reducing control and area overhead … WSC Core WSC partitioning –2 partitions –1 control unit per partition –1 decoder per partition Exploit WSC partitioning for area and control reduction

Reducing control and area overhead … WSC Control –Length of max scan chain –No of scan chains –Diff of partitions length Easy control per partition diff length no WSCs

WSC dec1 Extended decoder (xDec) – input dec scan clk data lengthno WSCs diff

Extended decoder (xDec) – output WSC dec no WSCs mux SISR

Extended distribution architecture distr xDec1 mux SISR Core WSC xDec2 mux SISR mux xDistr

Extended distribution architecture … Core WSC Core WSC Unequal partition size for some cores !!

Extended distribution architecture xDec1 mux xDec2 mux add-on-xDistr mux Core WSC Core

Multiple TAM SOC test Core 2xSISR add-on Core SOC

Design flow integration

Overview Low-cost system-on-a-chip test –Test data reduction –Synchronization overhead Single vs. multiple scan chains compression Proposed add-on architecture –TAM add-on architecture Core wrapper design Reduce control and area overhead –Design flow integration  Experimental results Conclusion

Minimum VTD vs. equal partitions Test bus = 16 Frequency ratio 2

Minimum VTD vs. equal partitions Test bus = 16 Frequency ratio 4

add-on-xDistr vs. SSC Core s35932Frequency ratio 2

add-on-xDistr vs. SSC Core s35932Frequency ratio 4

add-on-xDistr vs. SSC System 1Frequency ratio 2 Test bus 24Reduction 19.29%

add-on-xDistr vs. SSC System 2Frequency ratio 2 Test bus 24Reduction 26.88%

Conclusion Low-cost solution for core based SOC test TAM add-on architecture Design flow integration Exploited core wrapper design features –Reduced control overhead –Reduced area overhead Reduced scan power through partitioning Small area overhead (3-4%) for System1,2

Test data reduction dec DIB SO SOC ATE CUT Head Aims –Volume of test data –Area overhead –Test application time

Generic on-chip decoder CI PG ATE scan clk data in ate clk Data out sync Serial decoder –PG and CI can not work independently –Implicit communication between PG and CI Parallel decoder –PG and CI can work independently –Explicit communication between PG and CI

Synchronization overhead Extensions to the DIB –Multiple ATE channels –Deserialization units –Latency FIFOs –Clock synchronization

Synchronization overhead (cont) dec DIB SOC ATE CUT SO New ATEs Source synchronous buses Require programming

Synchronization overhead (cont) dec DIB SOC ATE CUT SO

Synchronization overhead (cont) Low-cost test through ATE reuse –Small area overhead increase –Solution for entire chip test –Test application time reduction dec DIB SOC ATE CUT SO

Synchronization overhead Old ATEs –Latency FIFO –Clock synchronization  PG CI STOPCI ATE clk Chip clk PG

On-chip SO solution  PG CI STOPCI ATE clk Chip clk PG

On-chip SO solution (cont) Increased VTD and TAT Exploit DUMMY bits and reduce VTD and TAT  PG CI DUMMYCI ATE clk Chip clk PG

On-chip SO solution (cont) Distribution unit –Any number of cores –Self synchronous architecture PG  PG1 CI1 CI2CI1 ATE clk Chip clk PG1 distr dec1 dec2

XOR-network %tpl

S38417: VTD / TAT for w = 32

S35932: VTD / TAT for w = 32