A Memetic Algorithm for VLSI Floorplanning Maolin Tang, Member, IEEE, and Xin Yao, Fellow, IEEE IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS—PART.

Slides:



Advertisements
Similar presentations
Algorithm Design Techniques
Advertisements

Analysis of Floorplanning Algorithm in EDA Tools
Ali Husseinzadeh Kashan Spring 2010
CS6800 Advanced Theory of Computation
1 An Adaptive GA for Multi Objective Flexible Manufacturing Systems A. Younes, H. Ghenniwa, S. Areibi uoguelph.ca.
Genetic Algorithms Contents 1. Basic Concepts 2. Algorithm
Spie98-1 Evolutionary Algorithms, Simulated Annealing, and Tabu Search: A Comparative Study H. Youssef, S. M. Sait, H. Adiche
Multiobjective VLSI Cell Placement Using Distributed Simulated Evolution Algorithm Sadiq M. Sait, Mustafa I. Ali, Ali Zaidi.
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. Sait Habib Youssef Junaid A. KhanAimane El-Maleh Department of Computer.
Fuzzy Simulated Evolution for Power and Performance of VLSI Placement Sadiq M. SaitHabib Youssef Junaid A. KhanAimane El-Maleh Department of Computer Engineering.
A Parallel Genetic Algorithm For Performance-Driven VLSI Routing By Jens Lienig Tanner Research, Inc. Ashutosh Nagle.
Fuzzy Evolutionary Algorithm for VLSI Placement Sadiq M. SaitHabib YoussefJunaid A. Khan Department of Computer Engineering King Fahd University of Petroleum.
Genetic Algorithms Nehaya Tayseer 1.Introduction What is a Genetic algorithm? A search technique used in computer science to find approximate solutions.
D Nagesh Kumar, IIScOptimization Methods: M1L4 1 Introduction and Basic Concepts Classical and Advanced Techniques for Optimization.
Chapter 6: Transform and Conquer Genetic Algorithms The Design and Analysis of Algorithms.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 3: Chip Planning © KLMH Lienig 1 Modern Floorplanning Based on B*-Tree and Fast.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.
Coordinative Behavior in Evolutionary Multi-agent System by Genetic Algorithm Chuan-Kang Ting – Page: 1 International Graduate School of Dynamic Intelligent.
Parallel Genetic Algorithms with Distributed-Environment Multiple Population Scheme M.Miki T.Hiroyasu K.Hatanaka Doshisha University,Kyoto,Japan.
Genetic Algorithm.
1 Paper Review for ENGG6140 Memetic Algorithms By: Jin Zeng Shaun Wang School of Engineering University of Guelph Mar. 18, 2002.
SOFT COMPUTING (Optimization Techniques using GA) Dr. N.Uma Maheswari Professor/CSE PSNA CET.
Intro. ANN & Fuzzy Systems Lecture 36 GENETIC ALGORITHM (1)
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
An Efficient Placement Strategy for Metaheuristics based Layout Optimization by Abdul-Rahim Ahmad Otman Basir Systems Design Engineering, University of.
Modern Floor-planning Based on B ∗ -Tree and Fast Simulated Annealing Paper by Chen T. C. and Cheng Y. W (2006) Presented by Gal Itzhak
Zorica Stanimirović Faculty of Mathematics, University of Belgrade
An Iterative Heuristic for State Justification in Sequential Automatic Test Pattern Generation Aiman H. El-MalehSadiq M. SaitSyed Z. Shazli Department.
Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.
Optimal resource assignment to maximize multistate network reliability for a computer network Yi-Kuei Lin, Cheng-Ta Yeh Advisor : Professor Frank Y. S.
Applying Genetic Algorithm to the Knapsack Problem Qi Su ECE 539 Spring 2001 Course Project.
FINAL EXAM SCHEDULER (FES) Department of Computer Engineering Faculty of Engineering & Architecture Yeditepe University By Ersan ERSOY (Engineering Project)
Genetic Algorithms Siddhartha K. Shakya School of Computing. The Robert Gordon University Aberdeen, UK
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
Deferred Decision Making Enabled Fixed- Outline Floorplanner Jackey Z. Yan and Chris Chu DAC 2008.
Non-Slicing Floorplanning Joanna Ho David Lee David Omoto.
A New Evolutionary Approach for the Optimal Communication Spanning Tree Problem Sang-Moon Soak Speaker: 洪嘉涓、陳麗徽、李振宇、黃怡靜.
Configurable Multi-product Floorplanning Qiang Ma, Martin D.F. Wong, Kai-Yuan Chao ASP-DAC 2010.
Rectlinear Block Packing Using the O-tree Representation Yingxin Pang Koen Lampaert Mindspeed Technologies Chung-Kuan Cheng University of California, San.
Local Search Pat Riddle 2012 Semester 2 Patricia J Riddle Adapted from slides by Stuart Russell,
A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007.
Immune Genetic Algorithms By Jeremy Moreau. References Licheng Jiao, Senior Member, IEEE, and Lei Wang, “A Novel Genetic Algorithm Based on Immunity,”
1 Genetic Algorithms and Ant Colony Optimisation.
Genetic Algorithms What is a GA Terms and definitions Basic algorithm.
ECE 103 Engineering Programming Chapter 52 Generic Algorithm Herbert G. Mayer, PSU CS Status 6/4/2014 Initial content copied verbatim from ECE 103 material.
Genetic Algorithms Abhishek Sharma Piyush Gupta Department of Instrumentation & Control.
Chapter 12 FUSION OF FUZZY SYSTEM AND GENETIC ALGORITHMS Chi-Yuan Yeh.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
Alice E. Smith and Mehmet Gulsen Department of Industrial Engineering
D Nagesh Kumar, IIScOptimization Methods: M8L5 1 Advanced Topics in Optimization Evolutionary Algorithms for Optimization and Search.
VLSI Floorplanning and Planar Graphs prepared and Instructed by Shmuel Wimer Eng. Faculty, Bar-Ilan University July 2015VLSI Floor Planning and Planar.
N- Queens Solution with Genetic Algorithm By Mohammad A. Ismael.
1 Contents 1. Basic Concepts 2. Algorithm 3. Practical considerations Genetic Algorithm (GA)
Artificial Intelligence By Mr. Ejaz CIIT Sahiwal Evolutionary Computation.
1 Comparative Study of two Genetic Algorithms Based Task Allocation Models in Distributed Computing System Oğuzhan TAŞ 2005.
Class Scheduling Using Constraint Satisfaction Victoria Donelson Garrett Grimsley.
Breeding Swarms: A GA/PSO Hybrid 簡明昌 Author and Source Author: Matthew Settles and Terence Soule Source: GECCO 2005, p How to get: (\\nclab.csie.nctu.edu.tw\Repository\Journals-
Genetic Algorithms And other approaches for similar applications Optimization Techniques.
 Presented By: Abdul Aziz Ghazi  Roll No:  Presented to: Sir Harris.
Presented By: Farid, Alidoust Vahid, Akbari 18 th May IAUT University – Faculty.
Genetic Algorithms.
VLSI Physical Design Automation
CS621: Artificial Intelligence
Example: Applying EC to the TSP Problem
Sheqin Dong, Song Chen, Xianlong Hong EDA Lab., Tsinghua Univ. Beijing
EDA Lab., Tsinghua University
○ Hisashi Shimosaka (Doshisha University)
Donghui Zhang, Tian Xia Northeastern University
Presentation transcript:

A Memetic Algorithm for VLSI Floorplanning Maolin Tang, Member, IEEE, and Xin Yao, Fellow, IEEE IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS—PART B: CYBERNETICS, VOL. 37, NO. 1, FEBRUARY 2007 Presented By Chinmaya Kumar Swain Mohamed Hanoosh RajKumar Gajavelly

TALK FLOWS INTRODUCTION FLOORPLAN BACKGROUND MEMETIC ALGORITHM EMPIRICAL STUDIES ON THE MA CONCLUSION

INTRODUCTION Floorplanning is an important problem in Very Largescale Integrated-Circuit (VLSI) design automation as it determines the performance, size, yield, and reliability of VLSI chips VLSI floorplanning is an NP-hard problem This paper addresses Memetic Algorithm for VLSI floorplanning problem, which quickly produces optimal solution for all the tested benchmark problems. MA is a hybrid genetic algorithm

Floorplan Background VLSI is a process used to build electronic components such as microprocessors and memory chips comprising millions of transistors The first stage of the VLSI design process typically produces a set of indivisible rectangular blocks called cells In a second stage, interconnection information is used to determine the relative placements of these cells The third stage, Floorplan optimization,

Floorplan optimization problem with three cells and six possible configurations

PROBLEM STATEMENT A module m i is a rectangular block with fixed height h i and width w i, M = {m 1,m 2,..., m n } is a set of modules, and N is a net list specifying interconnections between the modules in M A floorplan F is an assignment of M onto a plane such that no module overlaps with another.

PROBLEM STATEMENT Minimize cost(F) – Area(F) = area of the smallest rectangle enclosing all the modules – Wirelength(F)= total length of the wires fulfilling the interconnections specified by N – Area ∗ - Estimated minimal area – Wirelength ∗ - Estimated minimal interconnection cost – w1 and w2 are weights assigned to the area minimization objective and the interconnection minimization objective where 0 ≤ w1, w2 ≤ 1, and w1 + w2 = 1.

O-Tree Representation A floorplan with n rectangular modules can be represented in a horizontal(vertical) O-tree of (n+1) bocks, of which n nodes correspond to n modules m 1,m 2,…,m n and one node corresponds to left boundary of the problem. There exists a directed edge from module m to m j iff x j = x i + w i where x i, x j are left edge coordinate of m i, m j and w i is width of m i.

(T, π) = ( , adbcegf)

Local Search Method 1) For each node m i in (T, π): a) delete m i from (T, π); b) insert m i in the position where we can get the smallest cost value among all possible insertion positions in (T, π) as an external node of the tree; c) perform (a) and (b) on its orthogonal O-tree. 2) Output (T, π).

Memetic Algorithm  Initialize population  While (Stopping criteria) Evaluate fitness of each individual Select parents Produce children Apply local search (This is additional step compared to GA. Local search is used optimize selected individuals so that it can lead to convergence faster) Advance to next generation

Proposed MEMETIC ALGORITHM MA is a hybrid GA that uses genetic search method to explore the search space and uses a local search method to exploit information in the search region. The exploration and exploitation are balanced by a bias search strategy.

Proposed MEMETIC ALGORITHM Representation of individual Fitness Function Initial Population Genetic Operators Local Search Description of the MA

Representation of individual – an admissible floorplan represented by an O-tree and encoded in a tuple (T, π) – T is a 2n-bit string identifying the structure of the O-tree, and π is a permutation of the nodes. Fitness function – f((T, π)) = 1/ cost (F (T, π) )

Initial population – Randomly generate a sequence of modules π and insert into the O-tree in the same order such that the cost is optimum for its insertion – Repeat above to get each individual

Genetic Operators – Exploration of search regions Meme : Sub tree – Crossover – Mutations

Crossover One sub tree selected from one parent and remaining from other parent

Mutation One top level tree is identified and its children's order changed Remove a sub tree and insert it back

Local search A Local search method discussed earlier is used. Individuals satisfying a certain criteria is optimized – Different individuals may lead to same optimum point. – Those individuals which are more closer to optimum(ie higher fitness) is better choice for optimization

Strategy to bias the search If Fitness value >= threshold then exploit(optimize) it

Algorithm for MA 1) t := 0; 2) generate an initial population P(t) of size PopSize; 3) evaluate all individuals in P(t) and find the best individual best 4) while the preset runtime is not up: a) t := t + 1; b) for each individual in P(t): i) this individual becomes the first parent p1; ii) select a second parent using roulette wheel selection p2; iii) probabilistically apply crossover to produce a child c1; iv) if fitness(c1) ≥ v, then optimize c1 using the local search method; v) if fitness(c1) ≥ fitness(p1), then p1 := c1; vi) if fitness(c1) ≥ fitness(best), then best := c1; vii) probabilistically apply the two mutators (picked up randomly) on c1 to produce a new individual f; viii) if fitness(f) ≥ v, then optimize f using the local search method; ix) if fitness(f) ≥ fitness(p1), then p1 := f; x) if fitness(f) ≥ fitness(best), then best := f. 5) output best.

EMPIRICAL STUDIES ON THE MA Two popular benchmarks are used here to 1.Study the performance of the MA 2. Determination of the Value of the Threshold v 3. The Effectiveness of the Threshold Strategy The benchmarks used in the empirical studies are two popular MCNC benchmark problems for the VLSI floorplanning problem: ami33 and ami49  ami33 has 33 modules, 123 nets, 480 pins, and 42 input–output (IO) pads  ami49 has 49 modules, 408 nets, 931 pins, and 42 IO pads.

Performance of the MA Best SolutionAverage Solution Over mDA1.10% to 2.94%0.36% to 2.46% Over GA1.55% to 4.23 %1.85% to 5.56% Improvements of MA

Performance of the MA Best SolutionAverage Solution Over mDA1.10% to 2.94%0.36% to 2.46% Over GA1.55% to 4.23 %1.85% to 5.56% Improvements of MA

Dynamic Performance Comparison for benchmark – ami33 Dynamic Performance Comparison for benchmark – ami49

On the Determination of the Value of the Threshold v Observations: 1.For fitness-value<0.6 there is no significant improvement after optimization. 2.Best of the 100 optimized floorplans is generated from an initial floorplan whose fitness-value ≥ 0.6.

On the Effectiveness of the Threshold Strategy Two Approaches used to test the effectiveness of MA 1.Threshold strategy for picking up the individuals 2.Randomly picking up the individuals

On the Tradeoff Between the Two Optimization Objectives Observations 1.MA is Sensitive to configuration 2.Two Objectives are mutually Constrained with each other

CONCLUSION Presented an MA for a non-slicing and hard module VLSI floorplanning problem—a challenging optimization problem in VLSI design automation. The exploration and exploitation are balanced by a threshold bias search strategy. Experimental results have shown that the MA outperforms both the mDA and GA for the benchmark problems.

Future Scope Dynamic threshold bias search strategies – It is conjectured that if v can dynamically change in the light of the status of the population of the MA, the performance of the MA could be further improved. Improving the crossover operator such that it can effectively preserve good memes contributing to both area and interconnection minimizations.

Thank you