© H. Heck 2008Section 2.71 Module 2:Measurement Topic 7:Time Domain Reflectometry OGI EE564 Howard Heck.

Slides:



Advertisements
Similar presentations
Practical techniques and tips for probing and de-embedding.
Advertisements

4/1/2017 Cable Testing using TDR and TDT methods Presented by Christopher Skach Tektronix Dima Smolyansky TDA Systems.
© H. Heck 2008Section 2.21 Module 2:Transmission Lines Topic 2: Basic I/O Circuits OGI ECE564 Howard Heck.
RAD Engineering BLM VME J2 Backplane Printed Circuit Board Backplane Crosstalk Comparison January 25, 2005.
Chapter 13 Transmission Lines
Module 5:. Advanced Transmission Lines Topic 5:
© H. Heck 2008Section 2.51 Module 2:Transmission Line Basics Topic 5: Modeling & Simulation OGI ECE564 Howard Heck.
MICHAEL CHIANG EECS /05/2013 Presenting: Capacitors.
Module 2: Transmission Lines Topic 1: Theory
© H. Heck 2008Section 4.11 Module 4:Metrics & Methodology Topic 1: Synchronous Timing OGI EE564 Howard Heck.
ELK 06/21/00 Desktop Interface EngineeringATA/100 Eric Kvamme Quantum Corporation Manager, Desktop Interface Engineering (408)
® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD.
Time-domain Reflectometry (TDR) Measurements
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
TDR (Time Domain Reflectometers). Pictures of different TDR probes
1 Final Presentation Stas G.Alex A. guided by Meir Nakar.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
FAILURE ANALYSIS ELECTRICAL CHARACTERIZATION SCHOOL OF MICROELECTRONICS KUKUM.
© H. Heck 2008Section 4.31 Module 4:Metrics & Methodology Topic 3: Source Synchronous Timing OGI EE564 Howard Heck.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
1 High-Speed Digital Test & Measurement Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
Module 6: Multi-Gb/s Signaling Topic 2: Differential Signaling
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
Electronic Circuits Laboratory EE462G Lab #1 Measuring Capacitance, Oscilloscopes, Function Generators, and Digital Multimeters.
Microwave Engineering, 3rd Edition by David M. Pozar
Module 4: Metrics & Methodology Topic 2: Signal Quality
Page 1EE 461 – Digital System Design Spring 2010 EELE 461/561 – Digital System Design Eye Diagrams in ADS.
Richard Mellitz1 Signal Integrity Introduction Class 1 Reduction To Practice for High Speed Digital Design Reading assignment: CH8 to 9.3.
© H. Heck 2008Section 2.41 Module 2:Transmission Lines Topic 4: Parasitic Discontinuities OGI EE564 Howard Heck.
CSE 291 High Performance Interconnect Fall 2012 University of California, San Diego Course Information Instructor CK Cheng,
© H. Heck 2008Section 4.41 Module 4:Metrics & Methodology Topic 4: Recovered Clock Timing OGI EE564 Howard Heck.
Module 5: Advanced Transmission Lines Topic 3: Crosstalk
ECE 546 – Jose Schutt-Aine 1 ECE 546 Lecture -04 Transmission Lines Spring 2014 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois.
Precision Time-Domain Reflectometry: Helping to solve today’s difficult signal integrity/transmission problems October 2003.
© H. Heck 2008Section 6.11 Module 6:Advanced Issues Topic 1:Projections, Limits, Barriers OGI EE564 Howard Heck.
© H. Heck 2008Section 1.11 Module 1Introduction Topic 1Overview OGI EE564 Howard Heck I1I1 V1V1 I2I2 V2V2 dz.
© H. Heck 2008Section 5.41 Module 5:Advanced Transmission Lines Topic 4: Frequency Domain Analysis OGI ECE564 Howard Heck.
© H. Heck 2008Section 2.31 Module 2:Transmission Lines Topic 3: Reflections OGI ECE564 Howard Heck.
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
© H. Heck 2008Section 3.21 Module 3:Analysis Techniques Topic 2: Bergeron Diagrams OGI EE564 Howard Heck.
12 Transmission Lines.
Using Transmission Lines III – class 7 Purpose – Consider finite transition time edges and GTL. Acknowledgements: Intel Bus Boot Camp: Michael Leddige.
© H. Heck 2008Section 2.61 Module 2:Transmission Line Basics Topic 6:Measurement Equipment OGI EE564 Howard Heck.
PX TDR Measurement Theory and Techniques John Rettig (503)
© H. Heck 2008Section 3.11 Module 3:Analysis Techniques Topic 1: Lattice Diagrams OGI EE564 Howard Heck.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
The Probe: Measurement Accuracy Begins at the Tip  Attenuation –The ratio of the probe’s input signal amplitude to the output signal amplitude..  Bandwidth.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
© H. Heck 2008Section 5.21 Module 5:Advanced Transmission Lines Topic 2: Intersymbol Interference OGI EE564 Howard Heck.
1 Strategies for Coping with Non-linear and Non-time Invariant Behavior for High Speed Serial Buffer Modeling Richard Mellitz Results from DesignCon2008.
The Interconnect Modeling Company™ High-Speed Interconnect Measurements and Modeling Dima Smolyansky TDA Systems, Inc.
Impedance Measurements on a PCB
Level 2 Electromagnetism Laboratory Experiment
Network Media. Copper, Optical, Fibre (Physical Layer Technologies) Introduction to Computer Networking.
16 February 2011Ian Brawn1 The High Speed Demonstrator and Slice Demonstrator Programme The Proposed High-Speed Demonstrator –Overview –Design Methodology.
SLHC ID electronics Novermber '10 Tony Weidberg1 High Speed Cable Testing Twinax cable FPGA based test system –BERT –Eye diagrams Upgrade to system Spice.
FAILURE ANALYSIS ELECTRICAL CHARACTERISATION SCHOOL OF MICROELECTRONICS KUKUM.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part1 .
Piero Belforte, CSELT July 6th 2000: Integrated Circuits Modeling Service based on ATE Equipment (Schlumberger ITS9000)
Piero Belforte 2010 : WE WERE PIONEERS, EARLY APPLICATIONS OF DIGITAL WAVE SIMULATORS (CSELT,YEARS 70s)
The Search for Accurate CDM Waveforms
High Speed Signal Integrity Analysis
Cost Effective Time Domain Reflectometry
Group Members: ADIL KHAN MEHMAL JAVED
Group Members: ADIL KHAN MEHMAL JAVED
Eye Diagrams 101 “The Basics” Jonathan Nerger Applications Engineer
Presentation transcript:

© H. Heck 2008Section 2.71 Module 2:Measurement Topic 7:Time Domain Reflectometry OGI EE564 Howard Heck

TDR EE 564 © H. Heck 2008 Section 2.72 Where Are We? 1.Introduction 2.Transmission Line Basics 1.Transmission Line Theory 2.Basic I/O Circuits 3.Reflections 4.Parasitic Discontinuities 5.Modeling, Simulation, & Spice 6.Measurement: Basic Equipment 7.Measurement: Time Domain Reflectometry 3.Analysis Tools 4.Metrics & Methodology 5.Advanced Transmission Lines 6.Multi-Gb/s Signaling 7.Special Topics

TDR EE 564 © H. Heck 2008 Section 2.73 Contents TDR Introduction Analysis Method Sources of Error Time Domain Transmission Summary References

TDR EE 564 © H. Heck 2008 Section 2.74 Time Domain Reflectometry (TDR) A time domain reflectometer is just a fast step generator with an oscilloscope. DUT Z L Oscilloscope Sampler Circuit Pulse Generator To use it:  Inject a fast (< 35 ps) edge onto the line from a 50  source.  Observe the reflected waveform back at the scope.  Use your knowledge of circuits and transmission lines to characterize the circuit under test. V i V r

TDR EE 564 © H. Heck 2008 Section 2.75 TDR #2 For example, the following waveforms show a TDR driving a 50  transmission line with unknown termination conditions. How is each terminated?

TDR EE 564 © H. Heck 2008 Section 2.76 TDR #3 TDR can also be used to characterize reactive elements: What are these?

TDR EE 564 © H. Heck 2008 Section 2.77 TDR Usage More on how to use TDR:  Identify regions of the TDR plot: Flat regions are transmission lines Upward spikes or bumps are inductances Downward spikes or bumps are capacitances Starting at the source  Determine the values of Z 0, t d, L, or C for the nearest element.  Simulate it to validate your finding and to determine the t r seen by the next element. (Iterate if needed.)  Move to the next element. You don’t need to create a model that has more resolution than your fastest rise time.

TDR EE 564 © H. Heck 2008 Section 2.78 TDR Example Same circuit when driven with t r = 200 ps. 5 nH 1 pF 45  /0.5ns 50  term 60  /0.5ns 5 nH

TDR EE 564 © H. Heck 2008 Section 2.79 Sources of Error in TDR Equipment  Scope (bandwidth, sampling rate)  Cable loss  Probe discontinuities (including ground loops)  Lack of standard Other Sources  Coupon design: must replicate board “upstream” elements  Measurement region (settling effects) Scope Cable Standard Probe Total error = Error scope + Error cable + Error probe [2.7.1]

TDR EE 564 © H. Heck 2008 Section TDR Error Sources: Coupon Design Coupon design must replicate board “upstream elements.” L’ s & C’ s low-pass the signal, increasing the rise-time. This affects the reflections from down-stream elements:  Slows the rising edge  Spreads out response (convolution with slow edge)  L & C responses don’t go full swing This makes it  hard to extract exact L and C values  impossible to measure very small discontinuities However, if the TDR can’t see them, neither can the receiver.

TDR EE 564 © H. Heck 2008 Section TDR Error Sources: Measurement Region For the Direct Rambus DRAM (RDRAM) channel design, Intel redefined the measurement window to reduce impedance measurement errors:  Spec = 28   10%  Initial measurement errors  3   With improved methodology, errors were reduced to < 0.5  100% Window Settling Region 50-70% Region

TDR EE 564 © H. Heck 2008 Section Time Domain Transmission (TDT) This is a TDR, which is operated in TDT mode:  Terminate the line at the load/far end.  Launch at the source with a 50  probe.  Probe at both source and load with low capacitance, high impedance probes. Used primarily to measure propagation velocity.  Velocity is more difficult to measure than impedance, and is more susceptible to measurement errors.  Accuracy depends strongly on test structures, measurement procedures, and probe types.  Difficulty: determining exactly where on the signal edge to make the measurement.  Picosecond rise times are needed. Micro probing is highly recommended.

TDR EE 564 © H. Heck 2008 Section TDT Examples

TDR EE 564 © H. Heck 2008 Section Summary TDR offers a way to characterize the elements of your design for modeling purposes. Scope, cable, probe, test structures, etc. all add to measurement error. Use TDT to measure velocity.

TDR EE 564 © H. Heck 2008 Section References S. Hall, G. Hall, and J. McCall, High Speed Digital System Design, John Wiley & Sons, Inc. (Wiley Interscience), 2000, 1 st edition. W. Dally and J. Poulton, Digital Systems Engineering, Chapters 4.3 & 11, Cambridge University Press, H. Johnson and M. Graham, High Speed Digital Design: A Handbook of Black Magic, PTR Prentice Hall, R. Poon, Computer Circuits Electrical Design, Prentice Hall, 1 st edition, 1995.

TDR EE 564 © H. Heck 2008 Section References TDR & TDT Hewlett Packard Corp., “Time Domain Reflectometry Theory, Application Note , May D. Smolyansky and S. Corey, “PCB Interconnect Characterization from TDR Measurements,” PCB Design, May 1999, pp Intel Corporation, PCB Test Methodology, August 1999, D.J. Dascher, “Measuring Parasitic Capacitance and Inductance Using TDR,” Hewlett Packard Journal, Article 11, August J. McCall, “Successful PCB Testing Methodology,” PCB Design, June 1999, pp Tektronix, Inc., “AWG 610 Arbitrary Waveform Generator,” Product Data Sheet 76W , April 1999.

TDR EE 564 © H. Heck 2008 Section References TDR & TDT Hewlett Packard Corp., “Crosstalk and Impedance Measurements of PCB Board Patterns,” Application Note 339-3, September Hewlett Packard Corp., “Characteristic Impedance Measurement of PCB Board Patterns,” Application Note 339-2, June Hewlett Packard Corp., “Electronic Characterization of IC Packages,” Application Note , June 1994.