1 Software Assurance of Programmable Logic Devices Kalynnda Berens, GRC

Slides:



Advertisements
Similar presentations
Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.
Advertisements

Day - 3 EL-313: Samar Ansari. INTEGRATED CIRCUITS Integrated Circuit Design Methodology EL-313: Samar Ansari Programmable Logic Programmable Array Logic.
FPGA (Field Programmable Gate Array)
Complex Electronic Hardware Policy & Guidance
Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Other Technologies 1. Off-The-Shelf.
Chapter 6 – Selected Design Topics Part 4 – Programmable Implementation Technologies Logic and Computer Design Fundamentals.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Digital Design: Chapters Chapter 1. Introduction Digital Design - Logic Design? Analog versus Digital Once-analog now goes digital –Still pictures.
LabVIEW Design of Digital Integrated Circuits FPGA IC Implantation.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Programmable logic families and embedded system design
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
Software Verification and Validation (V&V) By Roger U. Fujii Presented by Donovan Faustino.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
ECEn 191 – New Student Seminar - Session 8: Computer Systems ECEn 191 – New Student Seminar – Session 7: Computer Systems Computer Systems ECEn 191 New.
Section I Introduction to Xilinx
PC BUS ? Programmic realisation Micro controller PC RAM CPU PORT ROM Timer ? Own micro circuit DescriptionDesign Technology for designing Micro circuits.
Computer Science, Software Engineering & Robotics Workshop, FGCU, April 27-28, 2012 FPGA: Field Programmable Gate Arrays Vincent Giannone Mentor: Dr. Janusz.
CPLD 1.1 ©Paul R. Godin Last Mod: Dec 2013 gmail.com.
CCSDS Security Working Group Spring 2014 Meeting 10 November – 14 November 2014 London, England Charles Sheehe NASA/Glenn.
Real-time Linux Evaluations NASA Glenn Research Center Kalynnda Berens, SAIC Richard Plastow, SAIC.
CS 303 Logic & Digital System Design. Logic & Digital System Design Examles of Usage –Vending Machines –Communication System –μ-Processors –Traffic controls.
Protecting the Public, Astronauts and Pilots, the NASA Workforce, and High-Value Equipment and Property Mission Success Starts With Safety Believe it or.
Digital Logic Operations and Functions. Basic Logic Operations Logic, as you know it, involves in a making of digital system. Logic, as you know it, involves.
PROGRAMMABLE LOGIC DEVICES (PLD)
VLSI & ECAD LAB Introduction.
Welcome to the Department of Engineering Contact us: (207)
Galen SasakiEE 260 University of Hawaii1 Electronic Design Automation (EDA) EE 260 University of Hawaii.
Chapter 4 Programmable Logic Devices: CPLDs with VHDL Design Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Programmable Logic Educating Assurance Engineers NASA Glenn Research Center Kalynnda Berens (PI) Jackie Somos (Course designer)
July 30, NASA Glenn Research Center1 Programmable Logic Devices Building the Case for Software-style Assurance Kalynnda Berens
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
Introducing the Nexys 2 Board CS 332 – Operating Systems 12/04/2011 by Otto Castell-R.
Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.
1 IMEC / KHBO June 2004 IMEC / KHBO. 2 Becoming an associated laboratory of IMEC was possible due to the expertise built up in the Microelectronics group.
Assurance of Programmable Logic Devices NASA Glenn Research Center Kalynnda Berens, SAIC Coursework: Jacqueline Somos, SAIC.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
Programmable Logic Device Architectures
CEC 220 Digital Circuit Design Programmable Logic Devices
A Design Flow for Optimal Circuit Design Using Resource and Timing Estimation Farnaz Gharibian and Kenneth B. Kent {f.gharibian, unb.ca Faculty.
Programmable Logic Devices. Principle of Operation: Example: X = A.B + A’.B’ requires that fuses f1 and f4 to be “blown”.
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.
Thinning Lines Between Software and Hardware Programmable Logic Devices Adam Foust.
A Brief Introduction to FPGAs
ETE Digital Electronics
Electrical Engineering
Programmable Logic Device Architectures
Programmable Logic Devices
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Electronics for Physicists
Dr. Clincy Professor of CS
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
Programmable Logic Devices
حافظه و منطق قابل برنامه ریزی
حافظه و منطق قابل برنامه ریزی
Introduction to Programmable Logic Devices
Dr. Clincy Professor of CS
Advanced Digital Systems Design Methodology
PROGRAMMABLE LOGIC DEVICES (PLD) UNIT-IV
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Physical Implementation
Programmable logic and FPGA
Presentation transcript:

1 Software Assurance of Programmable Logic Devices Kalynnda Berens, GRC

2 What is Programmable Logic Programmable Logic Controllers (PLC) Programmable Logic Devices –Field Programmable Gate Array (FPGA) –Application Specific Integrated Circuit (ASIC) –System-on-chip (SOC) –Complex PLD (CPLD) –others

3 Concerns PLCs are “programmed”, usually by engineers. Programming languages may be graphical. PL device complexity is similar to software, with many of the same problems PL devices are ultimately “hardware”, but programmed like software Current assurance activities may not be adequate for the complexity of these devices.

4 Surveys Usage and Assurance surveys sent to engineers, assurance personnel, and others at NASA Centers Distributing surveys was more difficult than anticipated Targeted requests produced adequate responses

5 Usage Survey Identification Programmable Logic (PL) Information –Types of PL Used and what for –Respondent PL familiarity –PL responsibility Assurance –Standards –Procedures –Configuration Management –Testing –Assurance organizations Safety

6 Assurance Survey Identification Project Programmable Logic Assurance Center Programmable Logic Assurance –Review –Testing –Auditing –Witnessing Respondent PL familiarity

7 Survey Responses CenterARCARC DFRCDFRC GRCGRC GSFCGSFC JPLJSCKSCLa R C MSFCMSFC SSC Usage Assurance surveys from non-NASA projects

8 Results Surveys are still being analyzed This slide will be updated for the SAS Kalynnda Berens for final slides, if interested