EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 61 Lecture 6 - Sample Processing Methods l Basic building.

Slides:



Advertisements
Similar presentations
Programmable FIR Filter Design
Advertisements

ADSP Lecture2 - Unfolding VLSI Signal Processing Lecture 2 Unfolding Transformation.
EE3190 Optical Sensing and Imaging, Fall 2004 © Timothy J. Schulz EE3190 Optical Sensing and Imaging Computing PSFs with a digital computer.
Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 4, 2011 Synchronous Circuits.
Blackfin ADSP Versus Sharc ADSP-21061
Software and Hardware Circular Buffer Operations First presented in ENCM There are 3 earlier lectures that are useful for midterm review. M. R.
Jack Ou, Ph.D. CES522 Engineering Science Sonoma State University
CS 61C L14 State (1) A Carle, Summer 2005 © UCB inst.eecs.berkeley.edu/~cs61c/su05 CS61C : Machine Structures Lecture #14: State and FSMs Andy.
FIR Tap Filter Optimization CE222 Final Project Spring 2003 S oleste H ilberg N icole S tarr.
Chapter 15 Digital Signal Processing
11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.
Digital Kommunikationselektronik TNE027 Lecture 4 1 Finite Impulse Response (FIR) Digital Filters Digital filters are rapidly replacing classic analog.
11/10/2004EE 42 fall 2004 lecture 301 Lecture #30 Finite State Machines Last lecture: –CMOS fabrication –Clocked and latched circuits This lecture: –Finite.
4/10/20081 Lab 9 RT methodology introduction Register operations Data Path Control Path ASM Example TA: Jorge Crichigno.
Implementation of Basic Digital Filter Structures R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2003.
Lab 10 RT methodology (cont’d) Example 1 – a counter Example 2 – a repetitive-adder multiplier.
Distributed Arithmetic: Implementations and Applications
1 Lecture 4: Arithmetic for Computers (Part 4) CS 447 Jason Bakos.
Hardware Design of an Arithmetic Logic Unit (ALU) Felix Noble Mirayma V. Rodriguez Agnes Velez University of Puerto Rico Mayagüez Campus Mayagüez, Puerto.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
Finite Impuse Response Filters. Filters A filter is a system that processes a signal in some desired fashion. –A continuous-time signal or continuous.
EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 08-Sept, 98EE421, Lecture 11 Digital Signal Processing (DSP) Systems l Digital processing.
Real time DSP Professors: Eng. Julian Bruno Eng. Mariano Llamedo Soria.
Word-Size Optimization for Low Energy, Variable Workload Sub-threshold Systems Sudhanshu Khanna, Anurag Nigam ECE 632 – Fall 2008 University of Virginia.
EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 15-Sept, 1998EE421, Lecture 031 Lecture 3: Quantization l The last major stage of.
DSP Slide 1 Graph theory x y y = x x y a y = a x x z y y = x and z = x xz y z = x + y z = x - y xz y - y = z -1 x x y z -1 DSP graphs are made up of points.
Copyright © 2001, S. K. Mitra Digital Filter Structures The convolution sum description of an LTI discrete-time system be used, can in principle, to implement.
EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 24-Sept, 1998EE421, Lecture 51 Lecture 5: Block Processing for FIR Filters l Block.
FPGA Implementations for Volterra DFEs
DSP Processors We have seen that the Multiply and Accumulate (MAC) operation is very prevalent in DSP computation computation of energy MA filters AR filters.
ECE 448: Lab 6 DSP and FPGA Embedded Resources (Digital Downconverter)
DSP C5000 Chapter 16 Adaptive Filter Implementation Copyright © 2003 Texas Instruments. All rights reserved.
ECE 448: Lab 5 DSP and FPGA Embedded Resources (Signal Filtering and Display)
EE204 L12-Single Cycle DP PerformanceHina Anwar Khan EE204 Computer Architecture Single Cycle Data path Performance.
EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 10-Sept., 1998EE421, Lecture 21 Lecture 2: Continuation of Sampling Butterworth Filters.
CDA 3101 Fall 2013 Introduction to Computer Organization
ECE 448: Lab 7 Design and Testing of an FIR Filter.
DSP Architectures Additional Slides Professor S. Srinivasan Electrical Engineering Department I.I.T.-Madras, Chennai –
A Mini Stereo Digital Audio Processor Design DINESH GUNDU VIGNESH SABARINATH.
Department of Communication Engineering, NCTU 1 Unit 4 Arithmetic and Logic Units.
WARP PROCESSORS ROMAN LYSECKY GREG STITT FRANK VAHID Presented by: Xin Guan Mar. 17, 2010.
Rohini Ravichandran Kaushik Narayanan A MINI STEREO DIGITAL AUDIO PROCESSOR (BEHAVIORAL MODEL)
1 COMP541 Datapaths I Montek Singh Mar 8, Topics  Over next 2/3 classes: datapaths  Basic register operations Book sections 7-2 to 7-6 and 7-8.
Pre-Processing Filter for Audio Applications By Nathan Shaw, Lerzan Celikkanat, and Xiangfeng Wang ELEC 422 VLSI Design 1 Fall 2005.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 24: November 5, 2012 Synchronous Circuits.
EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 08-Oct, 98EE421, Lecture 81 Lecture 8: Z-Transforms l ROC and Causality |z|
Arithmetic Intro Computer Organization 1 Computer Science Dept Va Tech February 2008 © McQuain Multiplication Design 1.0 Multiplicand Shift left.
EEL 5722 FPGA Design Fall 2003 Digit-Serial DSP Functions Part I.
CS 179: GPU Programming Lecture 9 / Homework 3. Recap Some algorithms are “less obviously parallelizable”: – Reduction – Sorts – FFT (and certain recursive.
Finite Impuse Response Filters. Filters A filter is a system that processes a signal in some desired fashion. –A continuous-time signal or continuous.
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
CORDIC (Coordinate rotation digital computer)
CORDIC (Coordinate rotation digital computer)
Chapter 16 Adaptive Filter Implementation
Embedded Systems Design
Lecture 16 Arithmetic Circuits
Arithmetic and Logic Units
Subject Name: Digital Signal Processing Algorithms & Architecture
Subject Name: Digital Signal Processing Algorithms & Architecture
Software and Hardware Circular Buffer Operations
Lecture 5 Multiplication and Division
Lecture 4: Discrete-Time Systems
Computer Organization and Design
Trying to avoid pipeline delays
Multiplier-less Multiplication by Constants
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Today's lecture LTI Systems characteristics Cascade LTI Systems
Computer Architecture
Presentation transcript:

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 61 Lecture 6 - Sample Processing Methods l Basic building blocks: –adder –multiplier –delay x 1 (n) x 2 (n) x 1 (n) + x 2 (n) + x(n)ax(n) a x(n)x(n-1) z -1

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 62 Sample Processing Methods l Delay line State variables w 0 (n) = x(n) w 1 (n) = x(n-1) = w 0 (n-1) w 2 (n) = x(n-2) = w 1 (n-1) w 3 (n) = x(n-3) = w 2 (n-1) w0 := x w1 := w0 w2 := w1 w3 := w2 z -1 x(n) x(n-1)x(n-2)x(n-3)

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 63 Sample Processing Methods l Direct form realization z -1 + h0h0 h1h1 h2h2 h3h3 x(n)y(n)

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 64 Sample Processing Methods Algorithm considerations initialize all registers to zero store new sample: w0 := x compute filter output: y := h0*w0 + h1*w1 + h2*w2 + h3*w3 update all data registers: w3 := w2, w2 := w1, w1 := w0 wait for next sample order is important here!

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 65 Sample Processing Methods Hardware implementations DSP chips have the ability to carry out a multiply accumulate (MAC) operation in one clock cycle: y := y + h*x initialize all registers to zero store new sample in register: w0 := x initialize output: y := h3*w3 loop through state registers: w3 := w2 y := y + h2*w2 w2 := w1 y := y + h1*w1 w1 := w0 y := y + h0*w0 wait for next sample

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 66 Sample Processing Methods l Hardware considerations Shifting data from register to register can take a lot of time.

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 67 Sample Processing Methods l Hardware considerations An alternative is to use circular addressing:

EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 68 Sample Processing Methods l Hardware considerations More on this when we develop hardware implementations in EE422.