PL - Day 1 Answers - slide 1 Rules of the Game Presenter is truly god-like in his infinite wisdom. What he says is the way it is! Each team will have a.

Slides:



Advertisements
Similar presentations
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Advertisements

PIC Programming with Logicator
Programmable Logic Devices
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
1 Spring 2007 CSCI 660 CSCI-660 Project Title Project team members’ names.
1 Lecture 11: Digital Design Today’s topics:  Evaluating a system  Intro to boolean functions.
Programmable logic and FPGA
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.
1. 2 FPGAs Historically, FPGA architectures and companies began around the same time as CPLDs FPGAs are closer to “programmable ASICs” -- large emphasis.
Adv. Digital Circuit Design
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
1 DIGITAL DESIGN I DR. M. MAROUF FPGAs AUTHOR J. WAKERLY.
The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.
8/20/ Signals in 90 Minutes Dick Johannes June 17, 2011.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
EET 252 Unit 4 Programmable Logic: SPLDs & CPLDs  Read Floyd, Sections 11-1 to  Study Unit 4 e-Lesson.  Do Lab #4.  Homework #4 and Lab #4 due.
© 2003 Xilinx, Inc. All Rights Reserved Reading Reports Xilinx: This module was completely redone. Please translate entire module Some pages are the same.
EE4OI4 Engineering Design Programmable Logic Technology.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
J. Christiansen, CERN - EP/MIC
Tools - Implementation Options - Chapter15 slide 1 FPGA Tools Course Implementation Options.
Reconfigurable Computing - Type conversions and the standard libraries John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots.
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
Programmable Logic Training Course HDL Editor
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
“Supporting the Total Product Life Cycle”
Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.
Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.
CPLD Vs. FPGA Positioning Presentation
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
XC9500XL. XC9500XL Overview  Optimized for 3.3-V systems 0.35 micron FastFLASH technology 4 Layers of Metal compatible levels with 5.0/2.5V Reprogramming.
® Xilinx XC9500 CPLDs. ®  High performance —t PD = 5ns, f SYS = 178MHz  36 to 288 macrocell densities  Lowest price, best value CPLD.
CEC 220 Digital Circuit Design Programmable Logic Devices
EE121 John Wakerly Lecture #15
Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)
3-1 MKE1503/MEE10203 Programmable Electronics Computer Engineering Department Faculty of Electrical and Electronic Universiti Tun Hussein Onn Malaysia.
FIGURES FOR CHAPTER 16 SEQUENTIAL CIRCUIT DESIGN
Programmable Logic Devices
Reconfigurable Computing - Performance Issues John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western.
® XC9500XL CPLDs Technical Presentation. ® XC9500XL Overview  Superset of XC9500 CPLD  Optimized for 3.3V systems —compatible levels.
Introduction to ASIC,FPGA,PLDs (16 marks)
This chapter in the book includes: Objectives Study Guide
Issues in FPGA Technologies
ETE Digital Electronics
Sequential Programmable Devices
Welcome to the CPLD Training Course
Xilinx XC9500 CPLDs Technology XC9500 CPLDs DESIGN PROTOTYPING TEST
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
M1.5 Foundation Tools Xilinx XC9500/XL CPLD
CPLD Product Applications
ECE 4110– 5110 Digital System Design
This chapter in the book includes: Objectives Study Guide
Factors, multiple, primes: Factors from prime factors
Architectural Features
The architecture of PAL16R8
CPLD Product Applications
FPGA Tools Course Answers
XC9500XL New 3.3v ISP CPLDs.
Xilinx CPLD Fitter Advanced Optimization
Digital Fundamentals Tenth Edition Floyd Chapter 11.
Programmable Logic- How do they do that?
XC9500 Architectural Features
Factors, multiple, primes: Multiples
TECHNICAL PRESENTATION
Implementing Logic Gates and Circuits
Presentation transcript:

PL - Day 1 Answers - slide 1 Rules of the Game Presenter is truly god-like in his infinite wisdom. What he says is the way it is! Each team will have a chance to answer in turn. If no one from team can answer, opposing team will have a chance to answer. Bonus questions (yellow or red) go to first hand up. Normal questions are worth +/- 1 point. Correct answer adds 1 to team tally. Incorrect answer deducts 1 from team tally. Yellow questions are worth +2/-1 point. Red questions are worth +3/-0 point.

PL - Day 1 Answers - slide 2 Architecture A CPLD is simply described as a chip with interconnected multiple PAL devices. (True/False)

PL - Day 1 Answers - slide 3 Architecture A CPLD is simply described as a chip with interconnected multiple PAL devices. True

PL - Day 1 Answers - slide 4 Misc What is Spock's father's name?

PL - Day 1 Answers - slide 5 Misc What is Spock's father's name? Sarek

PL - Day 1 Answers - slide 6 Optimized Pin-Locking Y Z How many product terms is the Y output using?

PL - Day 1 Answers - slide 7 Optimized Pin-Locking Z 2 How many product terms is the Y output using? Answer: 2 Y

PL - Day 1 Answers - slide 8 Architecture 2 Points List three applications well suited to Xilinx CPLDs.

PL - Day 1 Answers - slide 9 Architecture 2 points List three applications well suited to Xilinx CPLDs. –Wide functions (high fan-in) –Fast arithmetic –Complex counters –Complex state machines –PAL/GAL or TTL integration –Non-volatile

PL - Day 1 Answers - slide 10 Optimized Pin-Locking Y Z How many product terms is the Z output using?

PL - Day 1 Answers - slide 11 Optimized Pin-Locking A B C Z How many product terms is the Z output using? Answer: 18

PL - Day 1 Answers - slide 12 Architecture Does a XC9500 need to be re-programmed after power- down?

PL - Day 1 Answers - slide 13 Architecture Does a XC9500 need to be re-programmed after power- down? No

PL - Day 1 Answers - slide 14 Misc What were the relative dimensions of the obelisk in "2001 a space oddessy"?

PL - Day 1 Answers - slide 15 Misc What were the relative dimensions of the obelisk in "2001 a space oddessy"? 1 X 4 X 9 ( X 16 X 25 X.....)

PL - Day 1 Answers - slide 16 Fitter Report and the Timing Analyzer Whether or not the Pin Feedback option was used will be provided in the Fitter Report. (True/False)

PL - Day 1 Answers - slide 17 Fitter Report and the Timing Analyzer Whether or not the Pin Feedback option was used will be provided in the Fitter Report. –True

PL - Day 1 Answers - slide 18 Fitter Report and the Timing Analyzer The performance of a design can be found in which report? aPerformance report generated by the Timing Analyzer bFitter Report cPost Layout Timing Report dboth A and C eall of the above

PL - Day 1 Answers - slide 19 Fitter Report and the Timing Analyzer The performance of a design can be found in which report? Performance report generated by the Timing Analyzer Fitter Report Post Layout Timing Report eboth A and C

PL - Day 1 Answers - slide 20 Optimized Pin-Locking Bonus 3-part 3 Points Y Z What is the longest Path?

PL - Day 1 Answers - slide 21 Optimized Pin-Locking Bonus 3 Points A B C Z What is the longest Path? Answer: From A,B, or C to Z For this path, how many cascade delays are in the worst case path? How much delay for a XC9536-5?? Y

PL - Day 1 Answers - slide 22 Optimized Pin-Locking Bonus 3 Points A B C Z What is the longest Path? From A,B, or C to Z For this path, how many cascade delays are in the worst case path? How much delay for a XC9536-5?? 2 cascades ie. +2nS worst case Y

PL - Day 1 Answers - slide 23 Misc What was the name of Garfield’s Teddy Bear?

PL - Day 1 Answers - slide 24 Misc What was the name of Garfield’s Teddy Bear? Pookie

PL - Day 1 Answers - slide 25 CPLD Design Manager The Post Layout Timing Report provides detailed information on the Timing Specifications associated with the project.

PL - Day 1 Answers - slide 26 CPLD Design Manager The Post Layout Timing Report provides detailed information on the Timing Specifications associated with the project. (True/False) – False

PL - Day 1 Answers - slide 27 Misc What is the speed of light?

PL - Day 1 Answers - slide 28 Misc What is the speed of light in a vacuum? 186,000 miles per second 3 X 10^8 meters per second 3 X 10^10 centimeters per second

PL - Day 1 Answers - slide 29 CPLD Design Manager The primary source of information about a design is contained in the ________

PL - Day 1 Answers - slide 30 CPLD Design Manager The primary source of information about a design is contained in the ________ – Fitting Report

PL - Day 1 Answers - slide 31 Misc Name George Lucas' first three movies in order.

PL - Day 1 Answers - slide 32 Misc Name George Lucas' first three movies in order THX1138, American Graffiti, Star Wars

PL - Day 1 Answers - slide 33 Fitter Report and the Timing Analyzer The performance reported by the Timing Analyzer are worst case delays. (True/False)

PL - Day 1 Answers - slide 34 Fitter Report and the Timing Analyzer The performance reported by the Timing Analyzer are worst case delays. –True

PL - Day 1 Answers - slide 35 Implementation Options Using the Local I/O Pin Feedback option can route an output signal to another function block. It does not route through the Switch Matrix. (True/False)

PL - Day 1 Answers - slide 36 Implementation Options Using the Local I/O Pin Feedback option can route an output signal to another function block, and does not route through the Switch Matrix. True

PL - Day 1 Answers - slide 37 Misc What is Avagadro's number? Note: Also the # of “standard” peas to fill the state of Penn to 1 ft. Hence the “pea foot Pennsylvania”

PL - Day 1 Answers - slide 38 Misc What is Avagadro's number? A mole equal to X 10^23 molecules.

PL - Day 1 Answers - slide 39 Bonus Question Which document lists the current simulation vendors and contacts?

PL - Day 1 Answers - slide 40 Bonus Question Which document lists the current simulation vendors and contacts? –XCELL Quarterly Journal, available on the WEB

PL - Day 1 Answers - slide 41 Reports How can a user determine the location of a borrowed product term?

PL - Day 1 Answers - slide 42 Fitting Report How can a user determine the location of a borrowed product term? Top of FB report section of Fitting Report

PL - Day 1 Answers - slide 43 Optimizing The I/O pad associated with a signal that uses the Local I/O Pin Feedback option cannot be used for an ______. AInput BOutput CInput or an Output

PL - Day 1 Answers - slide 44 Optimizing The I/O pad associated with a signal that uses the Local I/O Pin Feedback option cannot be used for an ______. A Input BOutput CInput or an Output

PL - Day 1 Answers - slide 45 Optimizing The Local Macrocell Feedback option is faster than the I/O Pin Feedback option, but can only feedback into the _______.

PL - Day 1 Answers - slide 46 Optimizing The Local Macrocell Feedback option is faster than the I/O Pin Feedback option, but can only feedback into the _______. Same Function Block

PL - Day 1 Answers - slide 47 Misc What is the name of Dilbert’s Dog?

PL - Day 1 Answers - slide 48 Misc What is the name of Dilbert’s Dog? Dogbert

PL - Day 1 Answers - slide 49 Optimizing Bonus 2 Points A critical path in a design uses 20 product terms. The Product Term Collapsing Limit should be (raised/lowered) from the default setting to get better performance.

PL - Day 1 Answers - slide 50 Optimizing Bonus 2 points A critical path in a design uses 20 product terms. The Product Term Collapsing Limit should be (raised/lowered) from the default setting to get better performance. Raised (default is 20 ie. Max)

PL - Day 1 Answers - slide 51 Optimizing Bonus 3 Points Flat Logic (Parallel) is tends to create dense logic structures. (True/False)? Why?

PL - Day 1 Answers - slide 52 Optimizing Bonus 3 Points Flat Logic (Parallel) is tends to create dense logic structures. (True/False)? Why? False Flat logic tends to have repetition of terms, but is typically faster.

PL - Day 1 Answers - slide 53 Programming Bonus 3 Points If a designer is going to have a JTAG chain with several XC9500 devices, which download cable should be used?

PL - Day 1 Answers - slide 54 Programming Bonus 3 points If a designer is going to have a JTAG chain with several XC9500 devices, which download cable should be used? Parallel

PL - Day 1 Answers - slide 55 Misc What was different about title sequence of the pilot episode of Star Trek “The Menagerie” that was changed for the first episode?

PL - Day 1 Answers - slide 56 Misc What was different about title sequence of the pilot episode of Star Trek “The Menagerie” that was changed for the first episode? When the Enterprise speeds by the camera and "Star Trek" appears on the screen in the beginning credits, the craft traveled silently, because it is true in space. The effect was, however, anti-climactic, and although the "whoosh" sound is unrealistic, it creates a great effect and is in every other episode.