Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 20 Polyphase FIR Filter Implementation for Communication Systems.

Slides:



Advertisements
Similar presentations
Polyphase FIR Filter Implementation for Communication Systems
Advertisements

Chapter 19 Fast Fourier Transform
DSP C5000 Chapter 16 Adaptive Filter Implementation Copyright © 2003 Texas Instruments. All rights reserved.
Digital Filter Banks The digital filter bank is set of bandpass filters with either a common input or a summed output An M-band analysis filter bank is.
Chapter 4 sampling of continous-time signals 4.5 changing the sampling rate using discrete-time processing 4.1 periodic sampling 4.2 discrete-time processing.
Chapter 14 Finite Impulse Response (FIR) Filters.
August 2004Multirate DSP (Part 2/2)1 Multirate DSP Digital Filter Banks Filter Banks and Subband Processing Applications and Advantages Perfect Reconstruction.
Husheng Li, UTK-EECS, Fall  An ideal low pass filter can be used to obtain the exact original signal.
Multistage Implementation Problem: There are cases in which the filter requirements call for a digital filter of high complexity, in terms of number of.
3. Digital Implementation of Mo/Demodulators
Design of a Power-Efficient Interleaved CIC Architecture for Software Defined Radio Receivers By J.Luis Tecpanecatl-Xihuitl, Ruth Aguilar-Ponce, Ashok.
EE381K-14 Multidimensional DSP Multidimensional Resampling Lecture by Prof. Brian L. Evans Scribe: Serene Banerjee Dept. of Electrical and Comp. Eng. The.
Sampling and quantization Seminary 2. Problem 2.1 Typical errors in reconstruction: Leaking and aliasing We have a transmission system with f s =8 kHz.
ADC AND DAC Sub-topics: Analog-to-Digital Converter -. Sampling
0 - 1 © 2007 Texas Instruments Inc, Content developed in partnership with Tel-Aviv University From MATLAB ® and Simulink ® to Real Time with TI DSPs Wavelet.
Sampling, Reconstruction, and Elementary Digital Filters R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2002.
1 Copyright © 2001, S. K. Mitra Polyphase Decomposition The Decomposition Consider an arbitrary sequence {x[n]} with a z-transform X(z) given by We can.
4.4.3 Interpolation Using Unchanged Key Values It is often necessary to retain the values from the input sequence y(m) in the interpolated x(n). without.
Methods for Tone and Signal Synthesis R.C. Maher ECEN4002/5002 DSP Laboratory Spring 2002.
The World Leader in High Performance Signal Processing Solutions Audio ADC/DACs Primer David Hossack.
DSP-CIS Chapter-7: Introduction to Multi-rate Systems & Filter Banks
Lecture 4: Sampling [2] XILIANG LUO 2014/10. Periodic Sampling  A continuous time signal is sampled periodically to obtain a discrete- time signal as:
Over-Sampling and Multi-Rate DSP Systems
0 - 1 © 2010 Texas Instruments Inc Practical Audio Experiments using the TMS320C5505 USB Stick “FIR Filters” Texas Instruments University Programme Teaching.
FT Representation of DT Signals:
EE513 Audio Signals and Systems Digital Signal Processing (Systems) Kevin D. Donohue Electrical and Computer Engineering University of Kentucky.
Transition Converter " Supply signals from new antennas to old correlator. " Will be discarded or abandoned in place when old correlator is turned off.
Discrete-Time and System (A Review)
4. Multirate Systems and their Applications. We compute here … and throw away most of them here!!!! Inefficient Implementation of Downsampling.
DSP-CIS Chapter-7: Filter Banks -Preliminaries
Tamal Bose, Digital Signal and Image Processing © 2004 by John Wiley & Sons, Inc. All rights reserved. Figure 5-1 (p. 321) Decimation by a factor of M.
Chapter 21 Frequency Modulation GMSK Modulation DSP C5000 Copyright © 2003 Texas Instruments. All rights reserved.
Filters and Delta Sigma Converters
1 Lab. 4 Sampling and Rate Conversion  Sampling:  The Fourier transform of an impulse train is still an impulse train.  Then, x x(t) x s (t)x(nT) *
Acoustic Noise Cancellation
Abdul-Aziz .M Al-Yami Khurram Masood
Unit-V DSP APPLICATIONS. UNIT V -SYLLABUS DSP APPLICATIONS Multirate signal processing: Decimation Interpolation Sampling rate conversion by a rational.
Professor A G Constantinides 1 Interpolation & Decimation Sampling period T, at the output Interpolation by m: Let the OUTPUT be [i.e. Samples exist at.
DSP C5000 Chapter 16 Adaptive Filter Implementation Copyright © 2003 Texas Instruments. All rights reserved.
Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin Lecture 4 EE 345S Real-Time.
DSP-CIS Chapter-7: Filter Banks -Preliminaries Marc Moonen Dept. E.E./ESAT-STADIUS, KU Leuven
Original signal Median of seven Moving average Non-Linear Filter Median of five or seven.
Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 18 Image Compression and Hardware Extensions.
Channel Spectral Characteristics Some Polyphase Filter Options.
EE445S Real-Time Digital Signal Processing Lab Spring 2014 Lecture 16 Quadrature Amplitude Modulation (QAM) Receiver Prof. Brian L. Evans Dept. of Electrical.
BIEN425 – Lecture 15 By the end of this lecture, you should be able to: –Design and implement integer decimators and interpolators –Design and implement.
Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin EE345S Real-Time Digital Signal Processing Lab Fall.
ECE 4371, Fall, 2015 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
Technological Educational Institute Of Crete Department Of Applied Informatics and Multimedia Neural Networks Laboratory Slide 1 FOURIER TRANSFORMATION.
Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 15 Infinite Impulse Response (IIR) Filter Implementation.
Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 17 DTMF generation and detection Dual Tone Multiple Frequency.
Digital Signal Processing
Signals and Systems, 2/E by Simon Haykin and Barry Van Veen Copyright © 2003 John Wiley & Sons. Inc. All rights reserved. Figure 4.1 (p. 343) FS and FT.
© 2010 The McGraw-Hill Companies Communication Systems, 5e Chapter 6: Sampling and pulse modulation A. Bruce Carlson Paul B. Crilly (modified by J. H.
2. Multirate Signals.
Prof. Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin EE445S Real-Time Digital Signal Processing Lab Spring.
Multirate Signal Processing* Tutorial using MATLAB**
Chapter 16 Adaptive Filter Implementation
Chapter4. Sampling of Continuous-Time Signals
EEE4176 Applications of Digital Signal Processing
Sampling rate conversion by a rational factor
EE Audio Signals and Systems
LINEAR-PHASE FIR FILTERS DESIGN
Chapter 2 Signal Sampling and Quantization
Lab 6 Part I Instructions
Multimedia Systems & Interfaces
Digital Pulse Amplitude Modulation (PAM)
Lab #5.1 Pulse Amplitude Modulation/ BPSK
Lect5 A framework for digital filter design
Lab #5.1 Pulse Amplitude Modulation/ BPSK
Presentation transcript:

Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 20 Polyphase FIR Filter Implementation for Communication Systems

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 2 Multirate Processing 1 of 2  Multirate processing arises in many fields of digital signal processing:  Digital audio: sampling frequency conversion (32 kHz, 44.1kHz, 48kHz), sharp cut-off of FIR filter, …  Signal processing for digital communications: symbol rate processing, bit rate processing, sample rate processing, …  Speech processing: 3G speech codec (Adaptive Multi Rate), fractionnal pitch estimation,...  …

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 3 Multirate Processing 2 of 2  Involves two actions on the digital signal:  Downsampling: resampling downwards the digital signal in the digital domain.  Upsampling: resampling upwards the digital signal in the digital domain. M FeFe F e /M Retain one sample over M and discard the M-1 others, every M samples. L FeFe LF e Insert L-1 zeros between each sample

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 4 Downsampling 1 of 2 Folding term M x(n)y(m)

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 5 Downsampling 2 of 2  Anti-aliasing Filter  Noble identity for decimation M x(n)y(m) H(z) FeFe F e /M f c : (F e /M)/2 MH(z M )MH(z)

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 6 Upsampling 1 of 2 L x(m)y(n)

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 7 Upsampling 2 of 2  Interpolating Filter  Noble identity for upsampling L x(m)y(n) H(z) LF e FeFe f C : (F e /L)/2 H(z)LH(z L )L

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 8 Polyphase Implementation of FIR Filters Decimation Case 1 of 4 MH(z)ME(z M ) Let n=lM+k with

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 9 Polyphase Implementation of FIR Filters Decimation Case 2 of 4 M E 0 (z M ) E 1 (z M ) E M-1 (z M ) z -1 FeFe F e /M M-1 filter evaluation over M M-1 filter evaluation over M are discarded. N filter length N filter length MH(z) Time Processing load (MAC/s) MT e N

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 10 Polyphase Implementation of FIR Filters Decimation Case 3 of 4  Using noble identity ME 0 (z) E 1 (z) E M-1 (z) z -1 M M FeFe F e /M Time Processing load (MAC/s) MT e N No more useless computations, but one sampling period over M, CPU is burdned with N MAC/s. No more useless computations, but one sampling period over M, CPU is burdned with N MAC/s.

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 11 Polyphase Implementation of FIR Filters Decimation Case 4 of 4  Equivalent commutator model E 0 (z) E 1 (z) E M-1 (z) FeFe F e /M Commutator runs at F e,. At each input sample only one component is computed and accu- Commutator runs at F e,. At each input sample only one component is computed and accu- mulated with the result of the previous one. The result is output when the last component is reached and accumulator is reset. This spreads the processing load over MT e. is reached and accumulator is reset. This spreads the processing load over MT e. Time Processing load (MAC/s) MT e N/M

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 12 Polyphase Implementation of FIR Filters Interpolation Case 1 of 5 LH(z)R(z L )L Let n=mL+L-1-k with

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 13 Polyphase Implementation of FIR Filters Interpolation Case 2 of 5 LH(z) LF e R 0 (z L ) R 1 (z L ) R M-1 (z L ) z -1 L Time Processing load (MAC/s) T e /L N L-1 multiplications by 0 over L L-1 multiplications by 0 over L For each filter evaluation. N filter length. N filter length. FeFe

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 14 Polyphase Implementation of FIR Filters Interpolation Case 3 of 5  Using noble identity R 0 (z) R 1 (z) R M-1 (z) LLL z -1 LF e FeFe At each output sampling instant, At each output sampling instant, only one component is non zero

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 15 Polyphase Implementation of FIR Filters Interpolation Case 4 of 5  Equivalent commutator model R 0 (z) R 1 (z) R M-1 (z) FeFe LF e Time Processing load (MAC/s) N/L T e /L For each output sampling instant one polyphase component is computed. For each output sampling instant one polyphase component is computed. When we reach again the first component (M-1) a new input sample is inputed in the delay line of each polyphase component.

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 16 Polyphase Implementation of FIR Filters Interpolation Case 5 of 5  Linear Periodically Varying Time system h0h0h0h0 z -1 hLhLhLhL h 2L z -1 h1h1h1h1 h L+1 h 2L+1 z -1 h L-1 z -1 h 2L-1 h 3L-1 z -1 h0h0h0h0 h1h1h1h1 h L-1 hLhLhLhL h L+1 h 2L-1 h 2L+1 h 3L-1 h 2L

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 17 Case Study  Shaping filters for a QPSK modem :  Emitter: interpolation case.  Receiver: decimation case  Efficient Algorithm Implementation :  Good ordering of computations,  Efficient memory organization and management.

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 18 Emitter 1 of 4 bits AkAk BkBk   : Phase computation Cos() Sin() QPSK modulator RCF DAC FsFs FeFe  FbFb BitfrequencySymbolfrequency Samplefrequency s(t)=1/2[cos(2  fot).cos(  (Ak,Bk))-sin(2  fot).sin(  (Ak,Bk))]

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 19 Emitter 2 of 4  Let F e =16F s (16 sample / symbol)  Define a raised cosine filter with:  6 symbols length.  Roll_off : 0.5  Matlab command  h=RCOSFIR(0.5,3,16,1); In red: ideal interpolating filter In red: ideal interpolating filter In blue: actual RC filter In blue: actual RC filter 16H(z) Equivalent system

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 20 Emitter 3 of 4  The 16 Polyphase filters are defined by : With N=112 and L=16 Filter length is 97, impulse response is padded with 0 to reach 112=7*16

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 21 Emitter 4 of 4 Coefficients Symbols 15 th sample 1 st sample 2 nd sample When coefficient pointer reaches this address a new symbol will be input at the next output sample period R=flipud(reshape(h,8,12)); R=round(R*2^15); fid=fopen('coef.inc','wt'); for p=1:8 fprintf(fid,'\t.word\t%d\n,R(p,:)) end fclose(fid); Shuffle coefficients

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 22 Emitter (C callable).sect"coefs2" Ncomp.set16;number of polyphase component coefs2.include "coefpoly2.inc" coefsfin: coefsize.set coefsfin-coefs2 Lfil.setcoefsize/Ncomp;polyphase component length filbufQ.usect"filtre2",Lfil;data buffer.text_firinit: ST#coefs2,*(adbufQ);pointer to current coefs pointer STM#filbufQ,AR2;zeroed initial buffer condition RPT#Lfil-1 STLA,*AR2+ RET

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 23 _firTxQ:…;context save LD#var,DP STM#coefsize,BK MVDMadbufQ,AR2;current coefs pointer STM#1,AR0 STM#filbufQ,AR3;symbol buffer STLA,*AR3;new sample (guess hold during 16 samples) RPTZA,#Lfil-1;compute one polyphase component MAC*AR2+0%,*AR3+,A MVMDAR2,adbufQ;save new current coefs pointer SFTAA,-16 SFTAA,-1;output of RCF can be greater than 1 ! if delay symbols is needed BCendTxQ,NTC;jump if not necessary MAR*+AR3(-2) RPT#Lfil-2 DELAY*AR3- endTxQ: …;context restore RET

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 24 Symbol vs Sample Output F e : 16 khz F s : 1 khz  constant for each symbol f= F s /8=125 Hz Symbol output Sample output

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 25 Receiver 1 of 2 FbFb ADC RCF FeFe FsFs BitprocessingSymbolprocessing

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 26 Receiver 2 of 2  Receiver structure is quite similar, except that:  Each polyphase component has its own delay tap  Each polyphase output has to be accumulated for M polyphase computations and accumulator is outputed every M input sample and reset. E 0 (z) E 1 (z) E M-1 (z)

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 27 Follow on Activities  Laboratory 10 for the TMS320C5416 DSK  Illustrates the effects of decimation and anti- aliasing filters.  Laboratory 11 for the TMS320C5416 DSK  Illustrates the effects of interpolation and anti- imaging filters.  Application 9 for the TMS320C5416 DSK  Uses interpolation and decimation to produce sharper cut-offs FIRs than would be obtained otherwise.

Copyright © 2003 Texas Instruments. All rights reserved. ESIEE, Slide 28 Reference  Digital Signal Processing a Practical Approach by Emmanuel C. Ifeachor and Barrie W. Jervis. Chapter 9. Multirate digital signal processing.