A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs 指導教授：林志明老師研究生：賴信吉 MAIL ：

Slides:

Advertisements

Similar presentations

Ultra Low Power RF Section of a Passive Microwave RFID Transponder in 0.35 μm BiCMOS Giuseppe De Vita, Giuseppe Iannaccone Dipartimento di Ingegneria dell’Informazione:

Advertisements

Operational Amplifiers

Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.

Differential pass transistor pulsed latch Moo-Young Kim, Inhwa Jung, Young-Ho Kwak, Chulwoo Kim 指導老師 : 魏凱城老師學生 : 蕭荃泰彰化師範大學積體電路設計研究所.

1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明學生 : 黃世一

We have so far seen the structure of a differential amplifier, the input stage of an operational amplifier. The second stage of the simplest possible operational.

APPENDIX B SPICE DEVICE MODELS AND DESIGN SIMULATION EXAMPLES USING PSPICE AND MULTISIM Microelectronic Circuits, Sixth Edition Sedra/Smith.

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

A Wideband Low Power VCO for IEEE a

Rail-to-rail low-power high-slew-rate CMOS analogue buffer

An amplifier with a transistor that conducts during the entire 360º of the input signal cycle. Optimum class A operation is obtained by designing an amplifier.

POWER AMPLIFIER CHAPTER 4.

RF CMOS LC-Oscillator With Source Damping Resistors 指導教授 : 林志明學生 : 劉彥均 Seok-Ju Yun, Chong-Yul Cha, Hyoung-Chul Choi, and Sang-Gug Lee IEEE MICROWAVE AND.

A Dynamic GHz-Band Switching Technique for RF CMOS VCO

Types of Operational Amplifiers

1 Wideband LNA for a Multistandard Wireless Receiver in 0.18μm CMOS 指導教授 : 林志明學生 : 黃世一

A 0.35μm CMOS Comparator Circuit For High-Speed ADC Applications Samad Sheikhaei, Shahriar Mirabbasi, and Andre Ivanov Department of Electrical and Computer.

The new E-port interface circuits Filip Tavernier CERN.

1 A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER 指導教授：林志明所長指導學生：賴信吉：彰師大積體電路設計研究所.

An Ultra-Low-Power Temperature Compensated Voltage Reference Generator Giuseppe De Vita, Giuseppe Iannaccone Custom Integrated Circuits Conference, 2005.

A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,

1 A Low-Voltage Folded- Switching Mixer in 0.18-um CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, andArthur H. M. van Roermund,

A filter free class D audio amplifier with 86% power efficiency Muggler, P., Chen, W., Jones, C., Dagli, P., Yazdi, N., ISCAS '04. Proceedings of the 2004.

1 姓名 : 李國彰指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,

1 A 56 – 65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS Chan, W.L.; Long, J.R.; Solid-State Circuits, IEEE Journal of.

Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology

A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak.

A 12-bit, 300 MS CMOS DAC for high-speed system applications

學生 : 蕭耕然馮楷倫蘇承道指導教授 : 李泰成老師

Differential Amplifiers.  What is a Differential Amplifier ? Some Definitions and Symbols  Differential-mode input voltage, v ID, is the voltage difference.

Low Voltage Low Power constant - g m Rail to Rail CMOS Op-Amp with Overlapped Transition Regions ECEN /3/02 Vishwas Ganesan.

Chapter 07 Electronic Analysis of CMOS Logic Gates

1 Power Amplifier With Low Average Current and Compact Output Matching Network 指導老師 : 林志明學生 : 黃政德系級 : 積體所研一 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS,

Design of a 10 Bit TSMC 0.25μm CMOS Digital to Analog Converter Proceedings of the Sixth International Symposium on Quality Electronic Design IEEE, 2005.

A 1 Volt CMOS Pseudo Differential Amplifier Apirak Suadet and Varakorn Kasemsuwan Department of Electronics, Faculty of Engineering, King Mongkut's Institute.

1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明教授學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.

指導教授：林志明老師研究生：林高慶學號：s

A Single Capacitor Bootstrapped Power Efficient CMOS Driver José C. García, Juan A. Montiel–Nelson Institute for Applied Microelectronics, Department of.

ECE4430 Project Presentation

8GHz, lV, High Linearity, Low Power CMOS Active Mixer Farsheed Mahrnoudi and C. Andre T. Salama The Edward S. Rogers Sr. Department of Electrical & Computer.

IEEE Transactions on Circuits and Systems II: Express Briefs

DESIGN OF LOW POWER CURRENT-MODE FLASH ADC

系所:積體電路設計研究所指導教授:林志明學生:鄭士豪

1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級：積體所碩一學生：林欣緯指導教授：林志明教授 Circuits and Systems, ISCAS IEEE International Symposium.

A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale.

W3,4: Operational Amplifier Design Insoo Kim, Jaehyun Lim, Kyungtae Kang Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The.

Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II:

1 Bus Encoding for Total Power Reduction Using a Leakage-Aware Buffer Configuration 班級：積體所碩一學生：林欣緯指導教授：魏凱城老師 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION.

1 Ultra-broadband 20.5 – 31 GHz monolithically-integrated CMOS power amplifier 指導教授 : 林志明教授學生 : 劉彥均 A. Vasylyev, P. Weger and W. Simbu¨rger, ELECTRONICS.

Comparative Analysis of Ultra-Low Voltage Flip-Flops for Energy Efficiency Bo Fu and Paul Ampadu IEEE International Symposium on Circuits and Systems,pp ,

A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明教授學生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.

An Ultra-Low-Power, Temperature Compensated Voltage Reference Generator 指導教授 : 林志明教授學生 : 劉彥均 IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE.

ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 16. Active Loads Jose E. Schutt-Aine Electrical & Computer Engineering University of.

POWER AMPLIFIER Class B Class AB Class C.

A Linearized Cascode CMOS Power Amplifier 指導教授：林志明老師研究生：林高慶學號： Ko, Sangwon; Lin, Jenshan; Wireless and Microwave Technology Conference, 2006.

A HIGH-SPEED LOW-POWER RAIL-TO-RAIL BUFFER AMPLIFIER FOR LCD APPLICATION C-W Lu; Xiao, P.H.; Electrical and Computer Engineering, Canadian Conference on.

Charge Recycling in MTCMOS Circuits: Concept and Analysis

1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.

學生 : 李國彰指導教授 : 賴永齡老師 A 1.5V 2.4GHz CMOS Mixer with high linearity ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, December 6-9, 2004.

HW #5 7.10, 7.21, 7.71, 7.88 Due Tuesday March 3, 2005.

指導老師:林志明學生:黃政德系級:積體所研一

1 An Intelligent Power Amplifier MMIC Using a New Adaptive Bias Control Circuit for W-CDMA Applications 指導教授 : 林志明系級 : 積體所研一姓名 : 黃政德 IEEE JOURNAL OF.

An Analysis of THD in Class D Amplifiers

A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier

© 2013 The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill 7-1 Electronics Principles & Applications Eighth Edition Chapter 7 More About Small-Signal.

Chapter 15 Differential Amplifiers and Operational Amplifier Design

Electronics Principles & Applications Fifth Edition Chapter 7 More About Small-Signal Amplifiers ©1999 Glencoe/McGraw-Hill Charles A. Schuler.

2. CMOS Op-amp설계 (1).

A CMOS Operational Amplifier with Constant 68° phase margin over its whole range of noise-power trade-off programmability Meier auf der Heide, P.; Bronskowski,

Presentation transcript:

A Low-Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs 指導教授：林志明老師研究生：賴信吉 MAIL ：彰師大積體電路設計研究所

Provenance IEEE International Symposium on Circuits and Systems 2004 Chun-Jen Huang and Hong-Yi Huang, “A Low- Voltage CMOS Rail-to-Rail Operational Amplifier Using Double P-Channel Differential Input Pairs,’ IEEE International Symposium on Circuits and Systems, pp. I.636-I.637, 2004.

Online 1. Introduction. 2. Limitation low voltage. 3. Typical input stage 4. Improve input stage. 5. Result and comparisons. 6. Simulation by DIY

Introduction 1. The OPA is the basic building cell in analog and mixed-signal circuits. 2. Reducing the power dissipation and operating at low supply voltages are the trends. 3. This work ： 0.35µm 2p4m CMOS process ; 1V supply voltage ; 76 dB dc gain ; 5.27 MHz unit-gain bandwidth ; 288µW power dissipation ; 84º phase margin at 15 pF output load.

Limitation low voltage Supply voltage is below Vt,NMOS+|Vt,PMOS|+VDS,NMOS+|VDS,PMOS|, there is a dead zone in the middle of supply voltage.

Low voltage 1. Eliminate body effect. 2. Large aspect ratio (W/L). 3. Virtual transistor. 4. This work.

Typical input stage (a) Typical input stage for rail-to- rail amplifiers, (b) different operation zones for low supply voltage operation, and (c) different operation zones for extremely low supply voltage operation. V A =Vss+2* V DSat + V T,NMOS ; V B =V DD - 2*│V DSat │-│V T,PMOS │

Improve input stage. P-channel different pair Level-shift P-channel 0~0.4v 0.4~0.8v

V CM, V DD formula P-channel different pair

Level-shift P-channel

To achieve a rail-to-rail signaling at the inputs, the following conditions have to be satisfied. The W/L ratios of M1~M4 must be large enough to sustain V GS = V tn+ V eff

The upper limit of V CM1 has to be larger than the lower limit of V CM2. → No dead zone.

Complete circuit

Result and comparisons 1. The typical threshold voltages of the n-channel and p-channel devicesare 0.52V and –0.74V, respectively. 2. At 1 voltage, we obtainV SG,M1A =0.4V, V GS,M3 =0.562V, V SD, M7A 0V and V DS,M12 =0.096V from the simulation. The results satisfy

Comparisons

Simulation by DIY P-channel different pair Level-shift P-channel

P-channel different pair Level-shift P-channel

Complete circuit of the double p-channel differential input pairs rail-to-rail amplifier

Simulation waveforms of an unit-gain buffer at 0.6V supply voltage. 0.6V

0.7v 0.8v

0.9v 1.0v

W(µm)L (µm) V 0.5V