1 Class Presentation For Advanced VLSI Course Professor: Dr. S. M. Fakhraie Presented by: Sayyed Hassan Sohofi Major Reference: A 0.13µm Triple-Vt 9MB.

Slides:



Advertisements
Similar presentations
SE-292 High Performance Computing Memory Hierarchy R. Govindarajan
Advertisements

Lecture 19: Cache Basics Today’s topics: Out-of-order execution
1 A Dual-Core Multi-Threaded Xeon® Processor with 16MB L3 Cache Stefan Rusu, Simon Tam, Harry Muljono, David Ayers, Jonathan Chang (Intel, Santa Clara,
Slides Prepared from the CI-Tutor Courses at NCSA By S. Masoud Sadjadi School of Computing and Information Sciences Florida.
Lecture 8: Memory Hierarchy Cache Performance Kai Bu
AMD OPTERON ARCHITECTURE Omar Aragon Abdel Salam Sayyad This presentation is missing the references used.
Multi-core systems System Architecture COMP25212 Daniel Goodman Advanced Processor Technologies Group.
CSE 490/590, Spring 2011 CSE 490/590 Computer Architecture Cache III Steve Ko Computer Sciences and Engineering University at Buffalo.
Class Presentation Of Advance VLSI Course Presented by : Ali Shahabi Major Refrence is : Architecture and Circuit Techniques for a Reconfigurable Memory.
Original Authors: Stefan Rusu, Simon Tam, Harry Muljono, Jason Stinson, David Ayers, Jonathan Chang, Raj Varada, Matt Ratta, Sailesh Kottapalli Some slides.
Cache Memory Locality of reference: It is observed that when a program refers to memory, the access to memory for data as well as code are confined to.
CSIE30300 Computer Architecture Unit 10: Virtual Memory Hsin-Chou Chi [Adapted from material by and
Virtual Memory Hardware Support
CS2100 Computer Organisation Cache II (AY2014/2015) Semester 2.
1 Copyright © 2012, Elsevier Inc. All rights reserved. Chapter 2 (and Appendix B) Memory Hierarchy Design Computer Architecture A Quantitative Approach,
Intel Itanium 2 Processor Intel’s Server Solution Raymond Ball April 2, 2004.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 20 - Memory.
EECS 470 Cache Systems Lecture 13 Coverage: Chapter 5.
Computer ArchitectureFall 2008 © November 3 rd, 2008 Nael Abu-Ghazaleh CS-447– Computer.
Memory Hierarchy and Cache Design The following sources are used for preparing these slides: Lecture 14 from the course Computer architecture ECE 201 by.
Case Study - SRAM & Caches
7-1 Chapter 7 - Memory Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles of Computer Architecture.
7-1 Chapter 7 - Memory Department of Information Technology, Radford University ITEC 352 Computer Organization Principles of Computer Architecture Miles.
Winter 2004 Class Representation For Advanced VLSI Course Instructor : Dr S.M.Fakhraie Presented by : Naser Sedaghati Major Reference : Design and Implementation.
CSE431 L22 TLBs.1Irwin, PSU, 2005 CSE 431 Computer Architecture Fall 2005 Lecture 22. Virtual Memory Hardware Support Mary Jane Irwin (
High Performance Computing Processors Felix Noble Mirayma V. Rodriguez Agnes Velez Electric and Computer Engineer Department August 25, 2004.
Lecture 10 Memory Hierarchy and Cache Design Computer Architecture COE 501.
July 30, 2001Systems Architecture II1 Systems Architecture II (CS ) Lecture 8: Exploiting Memory Hierarchy: Virtual Memory * Jeremy R. Johnson Monday.
History of Microprocessor MPIntroductionData BusAddress Bus
Computer Science and Engineering Copyright by Hesham El-Rewini Advanced Computer Architecture CSE 8383 January Session 2.
CSE Advanced Computer Architecture Week-1 Week of Jan 12, 2004 engr.smu.edu/~rewini/8383.
1 Virtual Memory Main memory can act as a cache for the secondary storage (disk) Advantages: –illusion of having more physical memory –program relocation.
Computer Architecture Ch5-1 Ping-Liang Lai ( 賴秉樑 ) Lecture 5 Review of Memory Hierarchy (Appendix C in textbook) Computer Architecture 計算機結構.
Computer Architecture Lecture 32 Fasih ur Rehman.
Computer Organization & Programming
Lecture 08: Memory Hierarchy Cache Performance Kai Bu
Computer Architecture Introduction Lynn Choi Korea University.
CS.305 Computer Architecture Memory: Virtual Adapted from Computer Organization and Design, Patterson & Hennessy, © 2005, and from slides kindly made available.
Lecture 20 Last lecture: Today’s lecture: Types of memory
SOFTENG 363 Computer Architecture Cache John Morris ECE/CS, The University of Auckland Iolanthe I at 13 knots on Cockburn Sound, WA.
COMPSYS 304 Computer Architecture Cache John Morris Electrical & Computer Enginering/ Computer Science, The University of Auckland Iolanthe at 13 knots.
UltraSparc IV Tolga TOLGAY. OUTLINE Introduction History What is new? Chip Multitreading Pipeline Cache Branch Prediction Conclusion Introduction History.
Introduction to computer architecture April 7th. Access to main memory –E.g. 1: individual memory accesses for j=0, j++, j
VU-Advanced Computer Architecture Lecture 1-Introduction 1 Advanced Computer Architecture CS 704 Advanced Computer Architecture Lecture 1.
Computer Architecture Furkan Rabee
Memory Management & Virtual Memory. Hierarchy Cache Memory : Provide invisible speedup to main memory.
CMSC 611: Advanced Computer Architecture Memory & Virtual Memory Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material.
CMSC 611: Advanced Computer Architecture
CS 704 Advanced Computer Architecture
CMSC 611: Advanced Computer Architecture
Soner Onder Michigan Technological University
COSC3330 Computer Architecture
Memory COMPUTER ARCHITECTURE
Basic Performance Parameters in Computer Architecture:
Virtual Memory Use main memory as a “cache” for secondary (disk) storage Managed jointly by CPU hardware and the operating system (OS) Programs share main.
Cache Memory Presentation I
Cache memory Direct Cache Memory Associate Cache Memory
Chapter 8 Digital Design and Computer Architecture: ARM® Edition
CMSC 611: Advanced Computer Architecture
Shared Memory Multiprocessors
Chapter 5 Memory CSE 820.
Systems Architecture II
Lecture 08: Memory Hierarchy Cache Performance
Module IV Memory Organization.
CMSC 611: Advanced Computer Architecture
Chapter 5 Exploiting Memory Hierarchy : Cache Memory in CMP
Memory Systems CH008.
CSC3050 – Computer Architecture
Chapter Contents 7.1 The Memory Hierarchy 7.2 Random Access Memory
Presentation transcript:

1 Class Presentation For Advanced VLSI Course Professor: Dr. S. M. Fakhraie Presented by: Sayyed Hassan Sohofi Major Reference: A 0.13µm Triple-Vt 9MB Third Level On-Die Cache for the Itanium ® 2 Processor By: Jonathan Chang, Jonathan Shoemaker, Mizan Haque, Ming Huang, Kevin Truong, Mesbah Karim, Siufu Chiu, Gloria Leong, Kiran Desai, Richard Goe, Sandhya Kulkarni, Arun Rao, Daniel Hannoun, Stefan Rusu Intel Corporation, Santa Clara, CA In: 2004 IEEE International Solid-State Circuits Conference Winter 2004

2 Outline  Processor highlights  Itanium® processor evolution  Itanium ® 2 Architecture  Cache Hierarchy  L3 cache trends  9MB cache organization  Stage mode ECC logic  Frequency shmoo  Summary  References

[1]3 Itanium ® 2 Processor 9M Highlights  592M transistor  432mm 2 die size  9MB on-die L3 cache  1.7GHz at 1.35V  6.4GB/s 400MT/s 4- way bus interface  Read and write bandwidth 54 GB/s  EPIC Architecture  4-port cache memory  For Technical and Commercial Servers

[1]4 Itanium ® Processor Evolution

5 Itanium ® 2 Architecture [2]

6 Itanium ® 2 Architecture [4]

7 Cache Concepts  Terminology ● Hit: data appears in some block in the upper level ● Miss: data needs to be retrieve from a block in the lower level  Block placement ● Direct map ● Fully Associative ● Set Associative  Block replacement ● Random ● FIFO ● LRU ● NRU ● LFU  Write strategy ● Write through ● Write back

[3]8 Set Associative Mapped Cache

[4]9 Cache Hierarchy

[2]10 Cache Hierarchy

[2]11 Hit Detection

[1]12 L3 Cache Trends

13 L3 Subarray Subarray Size: 2 * 8 * (96*256) = 48 KB [1]

14 Cache Organization 96*256

15 Group Extension for 9M Data-group [1]

16 Stage Mode Logic  Maintain 4-cycle tag look-up when no ECC error occurs  Re-circulate the request and perform in-line ECC error correction when detecting an ECC error with one additional cycle  Can permanently set tag look-up to 5-cycle if desired  Special logic handling and mutually-exclusive guarantee circuitry added for false hit and dummy read [1]

17 Stage Mode Logic [1]

18 L3 Behavior with ECC Errors [1]

19 L3 Behavior with ECC Errors [1]

20 L3 Behavior with ECC Errors [1]

21 L3 Behavior with ECC Errors [1]

22 L3 Behavior with ECC Errors [1]

23 Infrared Emission Photo [1]

24 Frequency Shmoo [1]

25 Summary  Itanium® is a processor for technical and commercial servers applications  Itanium® 2 Processor 9M has the largest on-die cache and transistor count reported for a processor  Modular cache extension methodology enables reuse of existing subarray and floorplan  Three-Level cache for satisfying technical and commercial applications  50 bit of physical address to provide 1024 Tbyte of addressability  Stage mode ECC logic maintains existing latency and adds one extra cycle only for ECC correction events  Best performance at 1.7GHz and 1.35V

26 References [1] Jonathan Chang, Jonathan Shoemaker, Mizan Haque, Ming Huang, Kevin Truong, Mesbah Karim, Siufu Chiu, Gloria Leong, Kiran Desai, Richard Goe, Sandhya Kulkarni, Arun Rao, Daniel Hannoun, Stefan Rusu, “ A 0.13µm Triple- Vt 9MB Third Level On-Die Cache for the Itanium ® 2 Processor” ISSCC 2004 Conference [2] Cameron McNairy,Don Soltis ”ITANIUM 2 PROCESSOR MICROARCHITECTURE” IEEE Computer Society MARCH–APRIL 2003 PP [3] John Hennessy, David A. Patterson “Computer Architecture: A Quantitative Approach” 2003 Edition [4] Stefan Rusu, Harry Muljono, Brian Cherkauer “ITANIUM 2 PROCESSOR 6M: HIGHER FREQUENCY AND LARGER L3 CACHE” Computer Society MARCH–APRIL 2004 PP [5]J. Stinson, S. Rusu, “A 1.5GHz Third Generation Itanium® Processor” ISSCC Dig. Tech. Papers, pp , Feb